|
Resume alert |
Resumes 51 - 60 of 382 |
San Jose, CA
... Experience in Platform development, Datacom SW development [Control plane and data plane], Board Bring-up, Boot-loader/BSP, Embedded SW/Firmware, Different Hardware devices and ASICs/PHY bring-up, Interface bring-up, FPGA drivers, ASICS drivers ...
- 2020 Sep 22
Scotts Valley, CA
... C, C++, Networks, Routers, VOIP, RF, Wi-Fi, Bluetooth, CPU Architecture, IT, DSP/Mixed Signal, ASIC/FPGA, Ethernet, PC Architecture, Multi-Media & Streaming Video, Optical storage, Adobe, Acrobat, Assembler, E-Commerce, Flat Panel Display. ...
- 2020 Aug 11
San Jose, CA, 95135
... 7 FPGA, DDR, En/decoders, ADC/DAC in C/T/FDMA, 3/4G, CPRI WiMAX/GSM/LTE, and etc. • Performed PLL, OSC, LNA/PA, n-QAM/EVM, Mixers, Mux/Demux, S-parameters, BER, EVM, SNR/SINAD, NF, Sensitivity, 1dB, OIP3/5, EMI and etc. • Developed code and drivers ...
- 2020 Aug 05
Santa Clara, CA
... Verification Methods IC Design Technologies Engineering Concept UVM, OVM, VMM Mixed Signal Design Amplifier Design Functional Verification Physical Design Op-Amp design DFT and LVS SRAM Design Electrical Circuit Design Silicon Debugging FPGA ...
- 2020 Jul 06
San Jose, CA
... Designed and implemented the circuit that controls elevator system using Xilinx fpga. The hardware used in the project is Digilent Nexys4 board. LINKS https://www.linkedin.com/in/jerrin-mohan-54901226/
- 2020 Jun 01
San Jose, CA
... o Technology-180nm 16 BIT MULTIPLIER USING WALLACE TREE ALGORITHM ON FPGA KIT: (Xilinx Vivado) o Designed RTL code of 16-bit multiplier based on Wallace tree algorithm with half adder and full adder structure. o Implemented on design on Basys-3 Fpga ...
- 2020 May 17
San Jose, CA
... Xilinx (acquirer of Solarflare) - Chief Marketing and Strategy Exec 2019 – Present Data Center Solution Group provider of FPGA, ASIC, Boards and Software accelerator solutions for Networking, Compute (AI, ML, Video...) & Storage: Accountable for ...
- 2020 Apr 22
Palo Alto, CA
... highlighted in the EE times AFFIX: Developed a framework for FPGA acceleration of high level computer vision algo- rithms that are modeled as task graphs (based on OpenVX spec). It includes a graph com- piler that translates computer vision ...
- 2020 Apr 12
San Jose, CA
... Coursework: Microprocessor and Microcontrollers, Advanced Computer Architecture, Digital Signal Processing, Verilog, FPGA, Embedded SoC Design, Machine Learning, Parallel Processors, CPU/GPU Architectures, PWM on Raspberry Pi 4, RISC- V(IGLOO2 ...
- 2020 Mar 19
Morgan Hill, CA
... Page 3 DAVID CAMPBELL ● Oversaw engineering division for all front-end systems products: design capture, simulation, FPGA system, PCB integration, parts library database system, and overall Cadence database framework. Development used C/C++ and ...
- 2020 Jan 31