| Distance: | Job alert | Jobs 81 - 90 of 1669 |
Staff FPGA Engineer - Rolling Meadows, IL
Epiq Solutions
–
Rolling Meadows, IL, 60008
... systems Excellent problem-solving and analytical skills Proficiency in hardware description languages (HDLs), such as VHDL or Verilog Deep understanding of the FPGA implementation process including synthesis, place and route, and timing closure ... - Sep 01
Analog/Mixed-Signal Behavioral Modeling Engineer
NR Consulting
–
Fremont, CA, 94537
... EE and 7+ years of relevant industry experience or equivalent Deep understanding of analog and mixed-signal circuit behavior Deep knowledge of Verilog/SystemVerilog with ability to write synthesize-able and behavioral code Deep knowledge of digital ... - Sep 01
FPGA Design Engineer
QCI
–
Hoboken, NJ, 07030
... Document architectures, test results, and codes Required Skills and Experience: 3-5 years of FPGA design experience Expertise in System Verilog/Verilog Proficiency in RTL simulation (ModelSim, etc.) and building testbenches to verify your design. ... - Aug 27
Analog/Mixed-Signal Verification Engineer (remote)
Chelsea Search Group
–
San Diego, CA, 92101
... • Create behavioral models of analog and RF components in SystemVerilog, Verilog-A, Verilog-AMS, and other relevant modeling languages. • Define test benches and validation plans to ensure seamless integration between analog and digital subsystems. ... - Aug 30
Analog/Mixed-Signal Verification Engineer (remote)
Chelsea Search Group
–
Hillsboro, OR, 97123
... • Create behavioral models of analog and RF components in SystemVerilog, Verilog-A, Verilog-AMS, and other relevant modeling languages. • Define test benches and validation plans to ensure seamless integration between analog and digital subsystems. ... - Aug 30
Verification Engineer - SoC System Management
Alphawave Semi
–
San Jose, CA
... Proficiency in UVM, System Verilog, VHDL, Verilog, C. Familiarity with industry-standard EDA tools and methodologies for digital verification. It Would Be Amazing If You Had Experience with Low power RTL and Gate level Verification. Experience in ... - Sep 01
Senior Physical Design Engineer
Astera Labs
–
Santa Clara, CA, 95053
... Familiarity and working knowledge of System Verilog/Verilog. Experience with DFT tools and techniques. Experience in working with IP vendors for both RTL and hard-macro blocks. Good scripting skills in tcl, python or Perl. Preferred Experience: Good ... - Sep 01
FPGA Design Engineer
T2S Solutions LLC
–
Poway, CA, 92074
... Electrical Engineering or related technical field along with 3-5+ years of FPGA design experience Highly proficient in RTL (Verilog or VHDL) languages Highly proficient with Xilinx Vivado FPGA tool flows Advanced knowledge of SoC architecture/design ... - Sep 01
PCIe Verification Engineer
Advanced Micro Devices , Inc.
–
San Jose, CA
... functional, performance and implementation quality PREFERRED EXPERIENCE: Proficient in IP level ASIC verification Expert in Verilog, System Verilog, Object Oriented programming Developing UVM based verification frameworks and testbenches, Scripting ... - Sep 01
Analog/Mixed-Signal Verification Engineer (remote)
Chelsea Search Group
–
San Jose, CA
... • Create behavioral models of analog and RF components in SystemVerilog, Verilog-A, Verilog-AMS, and other relevant modeling languages. • Define test benches and validation plans to ensure seamless integration between analog and digital subsystems. ... - Aug 31