| Distance: | Job alert | Jobs 71 - 80 of 2336 |
AI/GPU SoC Lead
Intel Corp.
–
Santa Clara, CA, 95051
... * Strong verbal and written communication skills * Good understanding of verilog and system verilog, synthesizeable RTL * Knowledgeable in modern design techniques and energy-efficient/low power logic design and power analysis * Familiarity with ... - Oct 23
Verification Engineer - New College Grad
Rambus
–
Morrisville, NC, 27560
... Qualifications * Bachelor's degree in Electronics/Electrical Engineering * 0-1 year of verification experience * Verilog language knowledge and coding experience * Good on digital and analog design concepts * Good on C/C++ or any OOP based ... - Oct 22
Intern Digital RTL
Rambus
–
San Jose, CA
... Responsibilities Develop system Verilog RTL IP, logic, and state machines for next generation products Perform full chip integration and chip level simulations Estimate and track power, performance, area (PPA) tradeoffs for RTL designs Review and ... - Oct 28
Design Verification Engineer
Apple Inc.
–
Cupertino, CA, 95014
... We also require additional responsibilities such as running and triaging regressions, tracking bugs, and analyzing coverage to achieve top results.Knowledge of computer architecture and digital design fundamentals Knowledge of Verilog or ... - Oct 27
Test Engineer
Teledyne
–
Goleta, CA, 93117
... + Desired familiarity with Verilog, Xilinx ISE, Quartus FPGA development and maintenance. + Strong computer skills, including Microsoft Office (Word, Excel) **_Applicants must be either a U.S. citizen, U.S. national, legal permanent resident, asylee ... - Oct 26
PHY Design Verification Engineer
Apple Inc.
–
California
... communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.Advanced knowledge of Verilog, SystemVerilog, and UVM. ... - Oct 26
Senior Electrical Engineer
Caltek Staffing
–
Van Nuys, CA, 91406
... Proficiency in FPGA design (Verilog/System Verilog, IP Cores, Test Bench Development, Timing Closure). Expertise in PCB design including RF design, signal conditioning, and power distribution circuits. Strong experience in PCB layout (materials ... - Oct 11
Wireless Design Verification Engineer
Apple Inc.
–
California
... communication systems engineers to develop reusable test bench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.Advanced knowledge of Verilog, SystemVerilog, and UVM. ... - Oct 26
PHY Design Verification Engineer
Apple Inc.
–
California
... communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric-driven verification, ensuring the highest design quality.Advanced knowledge of Verilog, SystemVerilog, and UVM. ... - Oct 25
PHY Design Verification Engineer
Apple Inc.
–
California
... Advanced knowledge of Verilog, SystemVerilog, UVM, and SystemVerilog Assertion. Excellent knowledge and experience of ASIC verification flows including test bench development, constrained random testing, and code/functional coverage. Experience of ... - Oct 25