Apple
–
San Diego, CA
$139,500-$258,100/year
... Solid understanding of mixed signal concepts, RTL design, Verilog and SystemVerilog Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers) Validated knowledge of synthesis, static timing, DFT, is a plus ... - Jul 06