Apple
–
Austin, TX
... Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able to collaborate with logic design team. Solid understanding of Circuit Verification tools (Simulators, Extraction, EMIR, Noise, SigEM, etc.). Generate block/chip level ... - Jul 03