Post Job Free

Cadence resumes in Sunnyvale, CA

Sign in
Search for: Jobs   Resumes


distance:
Resume alert Resumes 51 - 60 of 507

Civil Engineering Developer

Fremont, CA
... mechanism in Mobile Device • Evaluate and setup 3rd party commercial and publicly available geospatial data in PG&E and available in Maps+ for emergency response • Have monthly cadence meeting with product vendor and review issues/product releases. ... - 2021 Jan 22

Data Analys

Milpitas, CA
... Store • Design and implement data-driven strategies to detect and to mitigate harm to the users and community Data Science Intern Cadence Design System, San Jose, CA March 2019 – July 2019 • Developed innovative approaches to improve the quality and ... - 2021 Jan 21

Data Analyst

San Jose, CA
... Created Tableau dashboards to represent Vehicle Quality and Reliability KPI metrics which were used by executives in weekly cadence meetings to monitor trends and make critical business decisions • Supported cross functional teams to translate data ... - 2021 Jan 20

Engineer Python

Redwood City, CA
... troshenkov LinkedIn: https://www.linkedin.com/in/troshenkovd/ Cloud Support Engineer Cisco Systems San Jose, CA, USA Jan 2019 - Present Keywords: RedHat(Centos), LSF Farms (IBM Cloud platform), Configure/install EDA tools (Cadence, Ansys, Synopsys). ... - 2021 Jan 18

Engineer Design

Milpitas, CA
... Cadence tools: Analog Artist and Virtuoso for schematic design and Custom IC Layout. PSPICE, Matlab, DOORS, JAMA, C, Microsoft VISIO and MS office. Main publications A. Chamseddine, J. W. Haslett, and M. Okoniewski, “CMOS Silicon-On-Sapphire RF ... - 2021 Jan 18

Machine Learning Engineer

San Jose, CA
... Bose Lean Enterprise Yellow Belt Certificate (June 2018) SKILLS Python (TensorFlow, Scikit-learn, PyTorch), Java, Node.js, C, R, SQL, AMPL, MATLAB & Simulink, Cadence WORK EXPERIENCE Journeyman Fellowship Research Intern, U.S. Army CCDC Army ... - 2021 Jan 10

Engineering Engineer

San Jose, CA
... Hardware languages: VHDL, Verilog, SystemVerilog, SystemC EDA tolls: Xilinx Vivado, Intel-Altera designing tools, Cadence Virtuoso Engineering software: Matlab, R Version control system: Git, SVN SUMMARY RTL Design FPGA Applications Computer ... - 2021 Jan 06

Engineering Program Manager

Redwood City, CA
... Manager, Systems Engineering/ODM Aug 2017 – Jun 2019 Anchor role in System Engineering as manager of outside design and manufacturing(ODM) to scale and define processes for accelerating product cadence and roll out using 3rd party engineering and ... - 2021 Jan 02

Design Engineer

Union City, CA
... and yield improvement Foundation in Big data, Predictive Analytics and Machine Learning TOOLS: HSPICE, XA, SmartSpice, Cadence Virtuoso, Innovus, Tempus, QRC, Liberate, Liberate-MX, Voltus backend verification Mentor Calibre DRC,LVS, Synopsys ... - 2020 Dec 19

Manager Program

San Jose, CA
... development, enhancement, and support projects with several technologies servicing various corporate functions Led initiative to standardize the software development process Established program level cadence and drive program level ceremonies (e.g. ... - 2020 Dec 15
Previous 3 4 5 6 7 8 9 Next