Is it your resume?
Design Verification Engineer (UVM/SystemVerilog) resume in Dublin, CA - November 2026
Kartheek Morisetti
*****************@*****.*** 945-***-**** Fremont, California
LINKS
LinkedIn: kartheekmorisetti
SKILLS
PROGRAMMING
• System Verilog
• UVM
• PAV-UPF
• PA-GLS
• C/C++
• Verilog
• Python/Perl/Shell
DV SKILLS
• Constraint Randomization
• Assertions
• Test Plan...
If it is your resume and you want to update or delete it - please enter your email: