Post Job Free

Update or Delete my resume

Sign in

Is it your resume?

Digital ASIC/FPGA Verification Engineer (UVM) resume in Raleigh, NC - September 2026

PRASHRAY NAGAR

Berkeley, California 919-***-**** *************@*****.*** LinkedIn GitHub

Digital ASIC / FPGA Design Verification Engineer with hands-on experience in SystemVerilog/Verilog RTL microarchitecture, UVM-based functional verification, Cocotb, Python, and FPGA emulation using Xilinx...


If it is your resume and you want to update or delete it - please enter your email: