Update or Delete my resume

Deven Prajapati

FPGA & RTL DESIGN ENGINEER

FPGA Engineer with experience in Verilog/SystemVerilog RTL design, AXI4-Stream interfaces, clock domain crossing and timing closure. Developed modules for Tachyon and Orthogone NICs, including multicast packet triggering, latency measurement, and AES-...