Is it your resume?
FPGA /ASIC Design Engineer resume in San Francisco, CA, 94132 - December 2020
TEJAS KADALE
San Francisco, CA- ***** Email: adijtg@r.postjobfree.com https://www.linkedin.com/in/tejas-kadale Ph: +1-415-***-**** SUMMARY
I am a hardware enthusiast, looking for Full time Opportunities in RTL Design and Validation. With my skills in Digital Hardware design,I would like to develop...
If it is your resume and you want to update or delete it - please enter your email: