Is it your resume?
Design Engineer Data resume in Newark, CA, 94560 - April 2017
Chih Kao (Jack) Hsieh
************@*****.***
www.linkedin.com/in/chihkao-jack-hsieh
Current address: Fremont, CA, 94555
Senior FPGA/ASIC Design/Verification Engineer
Technical skill
Technical experience:
1.Verilog/VHDL coding for high speed digital...
If it is your resume and you want to update or delete it - please enter your email: