Update or Delete my resume

SUMMARY

Over ** years of experience in ASIC front end and FPGA design/verification, from design specification to production. Solid background in DSP and image processing. Specialty in VHDL, Verilog, Matlab, C, Altera and Xilinx FPGA design, and Modelsim simulation and Synopsys Design Compiler,...