Update or Delete my resume

SHAHSIDHAR.Y

Room no: ***

Tirumala p.g

Arakere main road mobile: 096********

Bangalur-560076 Email:*******************@*****.***

Summary of Qualifications

Good understanding of the ASIC and FPGA design flow.

Extensive experience in writing RTL models in Verilog HDL.

Experience in...