Is it your resume?
Design Engineer Controller resume in San Jose, CA - May 2023
Elbert Shiang
Palo Alto, CA ************@*****.*** 408-***-****
SUMMARY
Accomplished 6 ASICs and 10 FPGAs from functional specification to the final production.
Experienced in Digital and Mixed-Signal SOC design including chip architecture, RTL implementation, RTL synthesis, ASIC...
If it is your resume and you want to update or delete it - please enter your email: