Shanshan Xu
(cell)***/***-****
Email ********@*****.***
SPECIALTY Senior ASIC/FPGA design and pre-silicon/post-silicon
verification
engineer with 15+ years of experience in all
areas of an ASIC/FPGA
design cycle including system/chip-
architecture, block-level micro-
architecture,...