Post Job Free

Verilog Jobs

Sign in
Search for: Jobs   Resumes


Distance: Job alert Jobs 191 - 200 of 1118

High Speed Analog/Mixed-Signal IC Design Engineer

Apple  –  Rollingwood, TX, 78716
... Simulation and Modeling: Skilled in designing/debugging RTL, developing System Verilog models, and performing behavioral simulations to explore new architectural performance and functions. Attention to Detail: Exceptional focus on understanding the ... - Jul 25

Analog/Mixed-Signal Circuit Design Engineer

Apple  –  Rollingwood, TX, 78716
... Simulation and Modeling: Skilled in designing/debugging RTL, developing System Verilog models, and performing behavioral simulations to explore new architectural performance and functions. Attention to Detail: Exceptional focus on understanding the ... - Jul 25

RTL Design Engineer

ACL Digital  –  India
... Experience: 4 - 5+ Years Location: Bangalore / Hyderabad Looking: Immediate to 20 days Hiring RTL Design Engineer Strong experience in RTL Design using Verilog/System Verilog Exposure to complex SoC/ASIC design and integration Hands-on with ... - Jul 07

Sr. Principal DSP Architect

Astera Labs  –  Santa Clara, CA
... Experience in guiding and testing the transfer of high-speed numerical algorithms from C/C++ to Verilog. Additional Useful Skills: Familiarity with high-speed optical and electrical channels and the DSP algorithms for compensating their impairments. ... - Jul 16

Senior Verification Engineer

Microsoft Corporation  –  Reno, NV
... Responsibilities* Build scalable constrained random verification environment in system Verilog using prevalent verification methodologies.* Create comprehensive test plans to address functional scenarios in discussions with the software and hardware ... - Jul 25

System-on-Chip Design Engineer

Millennium Software and Staffing  –  San Jose, CA
... of experience on SOC, SystemVerilog/UVM methodology Basic Python Scripting experience is required TOP SKILLS: SOC UVM, System Verilog Integrate GPU, CPU, Arm Based System PCIe, DDR, Ethernet, Bus Protocols Python Scripting – Candidate should have ... - Jul 18

Mixed-Signal IC Design Engineer

Apple  –  San Diego, CA
$139,500-$258,100/year
... test plans, optimize production testing, and debug sources of low-DPPM parametric yield loss Experience in C / MATLAB / Verilog modeling Proficiency in Python programming Experience with AI/ML, especially in applying tools and technique to any/all ... - Jul 06

RTL Design Engineer

IBA Infotech Inc.  –  Milpitas, CA, 95035
... We're looking for a seasoned RTL engineer with 7+ years of experience in #RTLDesign #Verilog #VLSI #CDC #STA #Synthesis #DFT #Python #TCL #AMBA #PCIe #LowPowerDesign to contribute across design, coding, debugging, and optimization of digital blocks. ... - Jul 30

Intern - SoC Verification Intern

NXP Semiconductors  –  Tianjin, China
... Knowledge of computer architecture, ARM CPU(Cortex A/M series), bus protocols(APB/AHB/AXI) Knowledge in embedded C language, Verilog/System Verilog/UVM. More information about NXP in Greater China... #LI-6650 R-10059155 - Jul 13

Senior Principal Electronics Engineer

Intellisense Systems  –  Torrance, CA, 90501
$150,000-$220,000
... Deep technical understanding and proficiency in C programming for microcontrollers and/or VHDL/Verilog for firmware. Distinguished record of creativity and innovation recognized as an authority in a field of engineering to due making advances in ... - Jul 17
Previous 17 18 19 20 21 22 23 Next