DUIT
–
Fort Meade, MD, 20755
... We have immediate openings for system engineer(s) with FPGA and VHDL experience. We are looking for the best and brightest ... to Showcase: HDL Languages:Verilog, System Verilog, VHDL ASIC Design Methodologies:SoC design, verification, DFT, and scan ... - May 11