Software engineer

JAGAN AMBATI Phone: 650-***-****

****************@*****.*** ****************@**********.***

Resume Title: Embedded/DSP Engineer

EXPERIENCE SUMMARY

10+ years experience in design, development, coding, in the field of embedded systems, digital signal processing and System on Programmable Chip (SoPC).

Experience on DSP fixed and floating point Processors from Analog Devices and Texas Instruments.

Experience on Video(MPEG-2), image(JPEG ) Processing, porting and optimization.

Designed both hardware and software to implement digital signal processing DSP functions including digital filtering FIR and IIR .

Familiar with signal modulation, demodulation, detection, analysis, synthesis, convolution, correlation, coding, Adaptive Filtering, Echo Cancellation, Noise Reduction.

Exposure to multimedia compression standards and algorithms.

Possess an in depth knowledge of development of Audio compression algorithms using DSPs.

Thorough understanding of basic concepts of DSP in audio compression algorithms (FFT, IMDCT, Filter bank, Requantization, Huffman decoding, Bit stream formatting, Bit stream decoding) and realization.

Good understanding of the DSP Architecture and implementing the assembly code for the performance improvement in terms of MIPS and memory.

Experience on Audio, Speech, algorithms such as G.723.1, MP3, AAC, AC-3.

Knowledge in psychoacoustics, perceptual coding, speech recognition.

Experience on RTOS , with multi-thread programming.

Good understanding of the DSP Architecture and implementing the assembly code for the performance improvement in terms of MIPS and memory.

Experience on CMMi Level 5 at Infotech Enterprises Ltd Company.

Writing and debugging low-level embedded processor SOPC device drivers.

Proficient in VHDL, FPGA, design tools, ModelSim, project navigator.

Development of FPGA hardware acceleration modules for network protocols.

Experience in C2H(C to Hardware), optimizing ‘C/C++’ and assembly codes and MATLAB SIMULINK programming.

Experience in interface protocols like PCI bus, SPI, RS232, SPORT(ADI), S/PDIF

Exposure on Environmental and EMI/EMC testing.

A consistent performer with a successful track record of accomplishing assigned tasks with strict timeframes & within budget parameters.

An effective communicator with exceptional relationship management skills with ability to relate to people at any level of business and management.

Good at presentation skills in technical topics and quick learner.

Good team player with strong communication and interpersonal skills.

¬¬¬

SKILLS SET

Languages: Assembly, tcl/tk, C, C++, VHDL, Verilog.

IDE Tools: Nios IDE, Eclipse, MATLAB/SIMULINK, VisualDSP++(VDK), CCS, LabVIEW, Modelsim, XFS(Xilinx), Quartus(Altera), OrCAD 9. Altium

RTOS: VDK (Visual DSP Kernel), DSP BIOS(TI)

FPGAs Used : Stratix II G(altera), Vertex II, Spaturn(Xilinx).

Micro controllers : Nios2 (softcore), 8051, and Atmega128;

DSP Processors : ADSPTS101S, SHARC-ADSP21369,BF-533,ADSP-2191,TMS320F241

ADCs/DACs: AD1874, AD6644, ADS7815 ,AD1854, Max551, PCM55JP, LTC1657

CODECs : AD1847, AD1836.

DDCs : AD6624, AD6636.

Emulators : ADI Jtag, USB Blaster(Altera), XDS 510 (Texas)

Protocols: RS-232, Rs-485, SPI, HPI, McBSP

Interfaces : PCI-PCI 9030 (PLX Technology), USB-CY7c68013 (Cypress)

Kits used:

• PCIe Express Development Kit, Stratix II GX

• ADSP 2191 & ADPS-TS101 SHARC-ADSP21360 EZ KIT-LITE

• TMS320F241, AD-6624 Digital Down Converter from ADI.

Equipment Used

Cathode Ray Oscilloscope ,Digital Storage Oscilloscope(Tektronix, HP) ,Signal Generators(HP)

RF Signal Analyzer(HP) Receive Test Equipment(HP)

Area of Interest

• Development in DSP, MATLAB, LabVIEW, system design and development

• Development in ‘C/C++’ and assembly language,

PROFESSIONAL TRAINING:

• Diploma in VLSI, C-DAC , Hyderabad, Pune University.

• LabVIEW 8.0

Project Details(Year Wise)

Role: Embedded Engineer, SIMPLEX INFO SYSTEMS, (June 2008- Till Date)

(Client: NUON-INC (on-site)

Project 1: Modular Control(Cabin Systems, Aerospace) (Sep 2010 - Till Date )

Client: Crane Aerospace and Electronics(on-site)

Responsibilities

• Understand the software requirements and hardware set-up.

• Worked on C++, Synergy, RedCode IDE tools and ARM micro controller,

• Safety critical software development (RTCA/DO-178B) and testing.

• Analyze the existing code ad modify to new requirements.

• Verify, test and integrate module software for Actuator, Power supply and, Auxiliary Modules.

• Co-ordinate closely with hardware engineers to design appropriate tests for specific classes of embedded systems.

Achievements

• Successfully implement the requirements, and test the system at critical safety levels.

Project 2: TCP/IP offload Engine (TOE)(current running project) (Aug 2009 - till date )

• Writing modules in VHDL and simulated in Modelsim, all modules in Modelsim. Running on Quartus II. Implementing Interfacing modules with on-chip-memory and FIFO.

• Interact IOL(inter portability Laboratory) to enquire about testing about TOE (tcp/ip stack).

• Design and Implemented TOE Interface with MAC and IP, ICMP, UDP, TCP, ARP input modules and integrated with part of TOE. Integrating with MAC and testing on wire.

• Reached the 1 Gbps by implementing on StratixII GX Board.

• Tools: VHDL, C++, Stratix II GX EZ KIT.

Project 3: iSCSI offload Engine (Sep 2008 – July 2009)

• Working on design and iSCSI(internet Small Computer System Interface) offload Engine to get maximum through put. And prepared scheduling plan for iSCSI.

• Accelerating the hardware by implementing checksum using C2H tool and writing Driver for iSCSI Hardware Accelerator.

• Kits used - PCIe Stratix II GX Development, language C, VHDL, analysis - Imagix tool .

Role: Team Lead (EMBEDDED) Infotech Enterprises, Hyd., India (2006-2008)

Project 1: MPEG2 Video Decoder: (July 2007 – May 2008)

Client : Analog Devices Inc.

• MPEG2 Decoder does the decompression for the compressed streams and it supports up to 15Mbps. & which is backward compatible to MPEG1.

• Porting the frame work code on BF-533 processor Process.

• Optimization of VLD module, Validation of instructions

• Integration &Bin File Testing with reference code, performance comparison with BFF-533.

• Tools : C++, BF-533 EZ KIT, MATLAB.

Project 2: MPEG AAC+ Decoder Implementation Feb 2007-June 2007

Client: Electronics Corpration of India Ltd

• The scope of project includes porting and optimization of Mpeg AAC Plus Decoder on to TMS320C5512 platform, porting software on to Target platform

• The code should also support sampling frequencies from 8KHz to 48KHz. Source code includes Inverse Quantization, MDCT and Poly-phase Synthesis Bank.

• Optimization in terms of MIPS and Memory (This involves C callable ASM function development).

• Tools: C++, TMS320C5512 EZ KIT

Project 3: JPEG Base Line Encoder July 2006- Feb 2007

Client: Analog Devices Inc

• JPEG standard involves the conversion of RGB to YUV conversion ,Level shift, DCT &Quantization and (Variable Length Encoder) Huffman code.

• Porting the frame work code on BF-533 processor and optimization of HUFMAN module, validation of instructions, integration &Bin File Testing with reference code, performance comparison with BF-533

• Tools : C++, BF-533 EZ KIT, MATLAB

Role: Embedded Design Engineer, ICS India Ltd. India (2003-2006)

Project 1: Audio routing Card(ARC) Feb-2005 to June 2006)

• Involved in discussion with client regarding ARC(part of multi-channel Digital Audio Recorder(MC-DAR )) the project. and select the components (ADG1334 and AD8113), draw schematics(Orcad), Guide the PCB layout engineer.

• Write and Test the Firmware, guide the software engineer to prepare GUI in VC++, Keypad Interface is provided to select the channels and Rs232 interface is provided to communicate with PC so that each channel can be selected with GUI.

• Tools:C, VC++,Customized hardware Bard.

Project 2: Voice Band Data Signal Analyzer (VB-DSA) July2005 – Jan 2006

Client: Electronics Corporation of India Ltd. India

• Implemented algorithms that carries out Spectral, Temporal and statistical Signal on input voice band signals and identify VFT, FSK Modem PSK/QAM Modem or FAX.

• Implementation of PCI and USB(High speed) interface for data transfer using APIs

• Tolls - Matlab, TS101 kit, GUI(VC++), RTOS, languages – C,C++,

Project 3: Spectrum Analyzer Sep 2004 –Feb 2005

Client: Electronics Corporation of India Ltd.

• Write a Proposal to develop ’Spectrum Analyzer’ Module based on requirements and implemented, that accepts IF frequency 10.7MHz 5MHz at -107dbm power levels.

• Involved in Design and component selection, FFT, and testing and hardware debugging and prepared and send the boards for Environmental and EMI/EMC testing.

• Tools Hardware – VDSP(Kernel), TS101, OrCAD, PCI-9030, USB; languages – C++,

Project 4: Baseband Identification and Detection System(BIDS) May2003 – Sep 2004

Client: Electronics Corporation India Limited, India.

• BIDS receives different modulated signals at 455KHz IF and find type of modulated signal, and demodulate the modulated signals like AM-DSB, LSB, USB, ASK, FSK.

• Involved in GUI(VC++) design of project on VDK(RTOS) by Integrating DSP algorithms ADC , DDC , DAC, SPORT interface development and debugging .

• Testing and debug the System Hardware and Software.

• Tools Hardware – VDSP(Kernel), ADSP-2191, OrCAD, PCI-9030, USB; languages – C++,

Role: System Engineer-1 : IRIS Systems Ltd. India (Oct 2002- May 2003)

Project 1: Platform Stabilization for Antenna system Oct 2002 – May 2003

• The Electronic systems equipment is packaged in a compact form and are mounted on a stabilized platform which is required to be servo controlled.

• Implementation of algorithms in ‘C’ and assembly language, testing and debug the System Hardware and Software, and BITE module development.

• Learned about servo motor working, PID algorithm. TI controller architecture.

Role: Engineer, HBL NIFE Power Systems Ltd. India (2000-2002)

Project 1: Automatic Speech Recognition (Oct 2001 – Sep 2002)

Client: DSIR, New Delhi.

• Implemented LPC algorithm is used for the development of the system, designed FIR and IIR DSP digital filter andLinear LPC to encode/decode a speech signal in MATLAB and C.

• Involved in coding and testing of hardware, which combines ADSP2181, RS232 and CODEC AD 1847and develop PC interface is provided through RS232 interface to the application.

• Tools used – VDSP++, ADSP-2191, JTAG Emulator, language used – C, Assembly.

Project 2: Measuring Frequency using Oct 2000 – Sep 2002

Role:

• Wrote Assembly program for measuring frequency using FFT algorithm, tested with different frequency at input of signal generator.

• Design and development of various analog Low Pass Filters and successfully, tested and handover to the client with in schedule

• Experience on Analog Filters(Op-Amp), hardware used - TMS320F241, language used– C, Assembly

Education : B.E (E.C.E) OSMANIA University, Hyderabad, A.P. INDAI : Diploma (D.E.C.E)State Board of Technical Education and Training A.P. INDIA

: S.S.C (10th Class ) Board of Secondary Education) A.P. INDIA

Contact this candidate