RESUME
Raghavendra Bairy
No. ***, Ground Flour,
Skylark Enclave, Jagadeesh Nagar,
GM Palya, Bangalore-560075.
Email: ******@*****.*** Phone: +91-996******* (M)
Objective:
Be a part of a team oriented, creative organization, where my educational background, development experience, problem solving abilities and my programming skills can benefit the company's core goals.
Professional Summary:
§ Six Months Experienced in a Software Company with a deep passion and high
energy level to start a career successful as EMBEDDED SOFTWARE ENGINEER
in Manipal Dot Net Pvt. Ltd. Manipal, Karnataka (Feb 2008 - June 2008).
. Two Plus Years Experienced in a Software Company with a deep passion and high
energy level to start a career successful as VLSI - FPGA (VHDL) Design and
Verification Engineer in Manipal Dot Net Pvt. Ltd. Manipal, Karnataka (July 2008
- Till now).
§ One Plus Year Experienced in Teaching field as a programmer, Dept of E & C, Dr.NSAM FGC Nitte, Karnataka (June 2006-July 2007).
§ Nearly One Year Experienced in Hardware Industry with a deep passion and high energy level to start a career successful as Hardware Testing Engineer in KJISU Pvt. Ltd. Bangalore (September 2005-May 2006).
. Pursued Embedded Systems Programming Concepts Training from Indian
Institute of Science (IISc) Bangalore (Aug 2007-Dec 2007).
. Pursued Advanced Real Time Embedded Systems (RTOS) Training from
Cranes Software International Pvt. Ltd. Bangalore (Aug 2007- March 2008).
Technical Proficiency
Operating Systems Windows XP, Red Hat Linux 2.4
Real Time Operating System VxWorks 5.4
Programming Languages C, C++, Embedded C, VHDL, Verilog etc..
Communication Standards RS-232, SPI, I2C and CAN.
Assembly Level Programming Languages 8085, 8086 Microprocessors, 8051 8 bit Microcontroller.
Scripting Languages Unix shell and TCL.
Embedded Software Development Tools Keil uVision3 (V 3.00), Tornado 2.4 for VxWorks 5.4 and Matlab 6.0.
Hardware Proficiency Digital logic design, analog and Digital communication, Digital Signal Processing, Optical Fibre Communication and FPGA.
FPGA Development tools Magma(Silicon Blue Technologies).
Testing Tool ModelSim PE 5.5e
Embedded Software Development tools Freescale's CODEWARRIOR for Microcontrollers
Testing Tool DEMOQE128 Toolkit
PROJECT DETAILS:
Project 1: "Implementation of DEMOQE128 Quickstart Applications"
Organization: Manipal Dot Net Pvt Ltd., Manipal.
Language: Embedded C
Role: Worked as Software programmer
Duration: Five months (Feb 2008 - June 2008)
Team Size: One
Description:
The DEMOQE128 is a low cost development system designed for demonstrating, evaluating and debugging Freescale MC9S08QE128 and MCF51QE128 Microcontrollers. The programmed application samples the microcontrollers general purpose input pins. The application samples the potentiometer using the microcontrollers A/D converter and uses the result to vary the light intensity of two LED's by changing their PWM signal's duty cycle. Hence different format of LED display with different duty cycles was designed using Embedded C and tested on the board. Also DEMOQE128 Logic Analyzer and Accelerometer Applications are Implemented. Software tool used for this was the Freescale's Codewarrior and tested under DEMOQE128 board.
Project 2: "NAND Flash Interface"
Organization: Manipal Dot Net Pvt Ltd., Manipal.
Language: VHDL
Role: Worked as Software programmer
Duration: Three months (July 2008 - Sept 2008)
Team Size: Two
Description:
NAND Flash technology provides a cost-effective solution for applications requiring high-density solid state storage. This design example illustrates the implementation of a NAND Flash interface using Silicon Blue Technologies iCE65 FPGA's. As a NAND Flash interface, the FPGA generates all the required interfacing signals and implements the functions that are required for such a system. NAND Flash devices use a highly multiplexed 8 or 16 bit bus, to transfer data, addresses and instructions. The five command pins Command write, Address write, Data write, Data read and Ready/Busy implement the NAND flash command bus interface protocol.
Project 3: "1 to 4 UART expander"
Organization: Manipal Dot Net Pvt Ltd., Manipal.
Language: VHDL
Role: Worked as Software programmer
Duration: Three month (Oct 2008 - Dec 2008)
Team Size: One
Description:
This design example illustrates the implementation of a 1 UART (host processor) to multiple UART's using Silicon Blue Technologies iCE65 FPGA's. Here data is transmitted, if any of the 4 UART's nRTS signal goes low and host UART is ready to communicate serial data to one of the 4 UART's. Similarly, data is received when host UART nRTS line goes low. CPU redirects the data to one among the UART's 1 to 4 by sending the appropriate address.
Project 4: "SDIO Controller"
Organization: Manipal Dot Net Pvt Ltd., Manipal.
Language: VHDL
Role: Worked as Software programmer
Duration: Six months (Jan 2009 - June 2009)
Team Size: Three
Description:
The Secure Digital Memory Card input/output is a flash based memory card, which is designed to meet security, capacity and performance requirements of various audio and video consumer electronic devices like mobile phones, digital cameras etc.. This design demonstrates the iCE65 FPGA as an SDIO memory controller in SPI and SD modes. Messages in the SPI protocol consists of command, response and data blocks. The SPI mode supports single and multi block read/write operations. The data from the host comes in the parallel form, data bus width being 8 bits. This data is converted to serial form while transmitting to the SDIO card through the DataIn pin. SDIO card operates at 400 KHz during initialisation process and then switched to high frequency for data transfer (24MHz). In SD mode configuration, all the data transaction between the master and the slave is started and terminated by the master. All transmissions CMD/DAT pins are done with MSB first. CRC is used to provide bus transfer protection in the SD mode. The SD mode supports single and multi block read/write operations.
Project 5: "MLC NAND Flash Controller"
Organization: Manipal Dot Net Pvt Ltd., Manipal.
Language: VHDL
Role: Worked as Software programmer
Duration: Five months (July 2009 - Nov 2009)
Team Size: Two
Description:
This design demonstrates the iCE65 FPGA as an MLC NAND Flash memory controller. The MLC NAND Flash controller supports following basic NAND operations: 1) Device ID Read 2) Device Status Read 3) Program Page 4) Page Read 5) Random Read 6) Block Erase and 7) Reset NAND Flash. The command sequence normally consists of a command latch cycle, an address latch cycle and a data cycle - either read/write. The number of wait states are required depends on the clock period, the page access time, the random data access time, reset time, erase time, setup time and hold time of control signals.
Project 6: "Graphics LCD Controller"
Organization: Manipal Dot Net Pvt Ltd., Manipal.
Language: VHDL
Role: Worked as Software programmer
Duration: Three months (Dec 2009 - Feb 2010)
Team Size: One
Description:
A Graphics LCD Controller is used to control the display and refresh operation of LCD's. This design illustrates the implementation of a 2.8" TFT LCD controller using Silicon Blue Technologies iCE65 FPGA's. As a controller, the FPGA generates all the required interfacing signals and implements the functions, that are required for such a system. The 2.8" Graphics LCD Controller uses for driving a 240 x 320 pixel sized TFT LCD display using 18-bit RGB colour data. Silicon Blue Technologies (SBT) iCE65 FPGA's are very low power capabilities, makes an obvious choice for implementing a Graphics LCD Controller for battery operated handheld devices, cellular phones etc..
Project 7: "Software Implementation of UART"
Organization: Cranes Software International Pvt Ltd Bangalore
Language: Assembly Language
Role: Worked as software programmer
Duration: 1 Month
Team Size: 3
Description:
This project is aimed at developing Software for achieving serially communication through GPIO ports. UART is the serial communication protocol that is used to transfer data serially through GPIO ports of 8051 Microcontroller. This is achieved effectively by using in mode 1 and loading it with a specific count value to achieve delay equivalent to baud rate.
Project 8: "High frequency function generator (20 MHz) using IC MAX038"
Organization: Kamaljeeth Instrumentation and service unit (KJISU) Pvt Ltd
Bangalore
Role: Worked as Hardware designer
Duration: Six months
Team Size: One
Description:
This project is taken up for a design of Function generator of high frequency i.e. up to 20MHz, using IC MAX038. Function generators using IC 8038 and IC 2206 are not good enough to get high frequencies, i.e. above 200 KHz. After 200 KHz amplitude is not constant. So, we are going to a new bread to the family is MAXIM make MAX038, which is capable to producing frequencies up to 20MHz with constant amplitude. Product is successfully adapted in Electronics and Computer labs.
Project 9: "Automatic Rain Water Sample Collector"
Organization: Mangalore University
Language: Assembly Language
Role: Worked as Hardware Programmer
Duration: One month
Team Size: Three
Description:
This project is taken up for collecting rain waters directly (sample by sample) using water sensors with microcontroller (8051). We can use any no. of bottles to collect those rain waters and at the top portion of these bottles we are kept one level sensor (to detect the water level).Microcontroller will give the signals to stepper motor to rotate, and next bottle will come in the same place. Application of this project is, some research student's collects those rain waters directly and they can go for further studies on that water.
Academic Profile
· Master of Science (M.Sc.) in Electronics from Mangalore University, passed out in August 2005 with 64.5%.
· Bachelor of Science (B.Sc.) in PCM from Poorna-Prajna College Udupi, Karnataka, passed out in June 2003 with 68.5%
· Pre University education (PUC) in PCMB from National Pre-University college Barkur, Karnataka, passed out in June 2000 with 61%.
· SSLC education from National High School Barkur, Karnataka, passed out in June 1998 with 67%.
Personal Details:
Name : Raghavendra Bairy.
Father name : Yajnanarayana Bairy.
Mother Name : Sunanda Y Bairy
Date of Birth : 12-05-1982
Sex : Male
Marital status : Unmarried
Nationality : Indian
Permanent Address : Raghavendra Bairy
S/o. Yajnanaraya Bairy
Nukkuru, P.O. Baidebettu,
Udupi Tq & District.
Karnataka-576234.
Languages Known : English, Hindi and Kannada.
Forte
· Willingness to learn.
· Adapt new technology in a very short period of time
· Belief in Teamwork.
· Willing to work on challenging projects.
Hobby : Listening music, Cooking, Making Friends, Reading books.
Declaration:
I hereby declare that all the above-mentioned details are true to the best of my knowledge.
Date: 16-09-2010. (Raghavendra Bairy)
* * * * * * * *