Post Job Free
Sign in

Engineer Power

Location:
San Diego, CA
Posted:
November 08, 2012

Contact this candidate

Resume:

AHMAD HOUSSAM TARAKJI

**** ***** **., ***. ****

San Diego, CA 92122

Phone: 803-***-****

E-mail: ************@*****.***

Highlights:

Seasoned Device Engineer with work encompassing wide-range of technologies (Si, GaN, AlN, & SOI).

Work included behavioral- & Physics-level modeling of the semiconductor devices, dc & rf-characterization

of the semiconductor devices, defining test-structures for parametric testing and validating design-rules,

defining & improving device performance via simulated studies and design-of-experiments. Possess

proficient knowledge of CMOS frontend & backend process recipes for the conventional 90, 65, & 45nm

technology nodes. Possess excellent knowledge of Power Semiconductor Devices as applied to the Power-

Electronics modules. Have proficient knowledge of pulsed-mode power supplies with good knowledge of the

energy-conversion fundamentals and electric-motors.

Dedicated, motivated, continuously a learner and capable of climbing the learning-curve in ambiguous and

unfamiliar territories.

Education:

- Ph.D. University of South Carolina. 2003 (3.8 GPA)

Emphasis: RF semiconductor devices

Dissertation: "The Radio-Frequency Characteristics of Insulated

Submicron-Gate III-N Heterostructure Field-Effect Transistors”

- MSEE. University of Idaho. 1996 (3.6 GPA)

Emphasis: Electronics, Power-Electronics, & Electric Power Systems

- BSEE. San Francisco State University. 1993 (3.2 GPA)

Emphasis: Microelectronics

Full Professional Fluency in English, French & Arabic

Experience:

2011-2012 Senior Device Engineer,

IoSemi Inc.,

San Diego, CA

2009-2011 Research Associate Professor,

Electrical Engineering Dept.,

University of South Carolina,

Columbia, SC

2004-2008 Senior Device/Process Engineer,

Logic Technology Development (LTD), Intel Corp.,

Hillsboro OR

2001-2004 Device/Test Engineer,

Sensor Electronic Technology Inc. (SET),

Columbia, SC

1996-1998 Researcher,

Laboratory of Advanced Communication Research, University of Idaho,

Moscow, ID

Additional:

1999-2001 Graduate Research Assistant,

Electrical Engineering Dept., University of South Carolina,

Columbia, SC

1995-1996 Part-time Tutor,

1

2

Disabled Student Services, University of Idaho,

Moscow, ID

1994-1996 Lecturer/Graduate Research Assistant,

Electrical Engineering Dept., University of Idaho,

Moscow, ID

1990-1992 1) Part-time Tutor,

Minority Engineering Program, San Francisco State University,

San Francisco, CA

2) Assistant to International Student Advisor,

Office of International Program, San Francisco State University,

San Francisco, CA

CAD Experience:

Matlab, Silvaco (for advanced Physics-based modeling), MATLAB, PSPICE, AIM-SPICE, SABER,

CADENCE, C++, and AUTOCAD. Basic knowledge of RedHat Linux for enhanced multithreaded Physics-

based TCAD computations. Proficient knowledge of Microsoft EXCEL (with Macro scripting), Origin and

Microsoft power-point.

Instrumentations:

Experienced with the use of various electronic instrumentation units (Microwave load-Pull systems,

Harmonic balance & multi-harmonics tuning, vector network analyzers, spectrum analyzers, parameter

analyzers, LC meters, power meters, diode detectors, power sensors, etc…). Possess basic Skills for various

microwave calibration techniques to meet stringent demands. Experienced with rf characterizations and

performance evaluation of the microwave power amplifiers (output power, Power Added Efficiency, Inter-

modulation distortion, Adjacent Channel Power, stability considerations, etc…), and in their impedance-

matching networks design.

Specialties:

• CMOS process integration and device development

• GaN-based radio-frequency electron-devices

• Microwave matching Networks and stability considerations

• Analog electronics

• Modeling of semiconductor devices and integrated-circuits

• Power semiconductor devices and power-electronics

• Statistical Process Control as applied to design-of experiments in manufacturing environments

Summary of Research and Professional Experience:

From 2011-2012 Dr. Tarakji was Senior Device Engineer with IOSemi Inc. His work involved optimizing

design-rule performance for the SOI 180nm technology node device targeted for the integrated rf multi-band

multi-mode cellular frontends. He was able to define optimal design-rule structure for the technology in under

a 2-month timeframe.

From 2009-2011 Dr. Tarakji was a Research Associate Professor with the College of Engineering and

Computing at the University of South Carolina in Columbia. His interests then centered on GaN-based high-

power electronics. Accomplishments included development of first high-power AlIN-based high-electron-

mobility-transistor (HEMT) with current capability up to 2.5A/mm and a breakdown voltage up to 300-400V.

From 2004 to 2008 Dr. Tarakji was a Senior Device Engineer at Intel Corp. in Hillsboro Oregon working on

the development of the next-generation transistor technology and its ramp transitioning to high-volume-

manufacturing. Work included device optimization and yield-enhancement on Intel’s 90-, 65-, and 45-nm

advanced CMOS logic technologies targeted for Intel's Celeron, Core 2 Solo and Core 2 Duo mobile

processors. During the time, Dr. Tarakji was leading & chairing the BEOL meeting aimed at identifying,

containing & resolving unexpected process excursions at the metal interconnect layers. The meeting was

attended by Intel integrators and module engineers representing several fabrication plants throughout the

2

United States & Europe. Dr. Tarakji was also the principal device engineer to finalize development and

optimize mid-section process on Intel’s first generation world class 45nm high-K metal-gate technology,

taking it from development through yield-enhancement and manufacturing transfer.

From 2001 to 2004 Dr. Tarakji was principal Device/Test engineer at Sensor Electronic Technology, inc. He

initiated several leads into the development of nitride–based high power semiconductor devices. Most his

work then was sponsored through multiple government based contracts;

Awards & Recognitions:

• More than 6 inter-departmental awards from fellow managers and Senior Engineers at Intel Corp.

• Listed in “Who is who among executives and professionals”

• Listed in “Who is who in America”

• Peer reviewers for several published work in major IEEE journals

• Author and co-author in over 22 journals in the area of electronics & semiconductor devices.

• Author and co-author in over 24 conference proceedings and oral presentations

• Some several “key findings” research work remains still unpublished

• Outstanding Graduate student award – University of South Carolina

• Member: Institute of Electrical and Electronics Engineers (IEEE)

3



Contact this candidate