Post Job Free
Sign in

Hardware engineer

Location:
United States
Posted:
March 24, 2010

Contact this candidate

Resume:

Jiadi Leng

*** **** ******, ***: * ▪Mountain View, CA, 94043

******@*****.***▪ 352-***-****

HIGHLIGHT

 Solid technical knowledge (CMOS, BJT, VLSI, RF, FPGA)and rich development experience on Electronic Circuit

Design

 Creative mind and ideas on all kinds of design projects plus strong analytic and memory ability

 Proficient in SPICE-like circuit simulators to create schematics, symbols and draw layout

TECHNICAL SKILLS

 Tools: Cadence, Hspice, Altium PCB, LabView, Oscilloscopes, Logic analyzer, Signal generators, Xilinx ISE 10.1,

Nallatech DIMEtalk, Microsoft Office, Matlab

 Programming: Verilog, VHDL, C, VB, assembly programming language

 Script language: PHP, Perl, HTML

 Network: Solid knowledge of TCP/IP , WiFi and IEEE 802.11 Protocol

 Operating System: Windows 2000/XP/VISTA; Unix/Linux

EDUCATION

University of Florida, Gainesville, FL Aug 2007- May 2009

Master of Science in Electrical and Computer Engineering, May 2009 - GPA: 3.95/4.0

Beijing Jiaotong University, Beijing, China Sep 2003-July 2007

Bachelor of Electrical Engineering and Automation, July 2007 - GPA: 3.7/4.0

PROJECT EXPERIENCE

Analog Circuit Design, University of Florida May 2008

• Implemented a fully differential transistor-level voltage controlled transconductor with enhanced output-impedance current mirrors;

• Built a compatible Common-Mode Feedback (CMFB) circuit to stabilize the output of the transconductor;

• Compared magnitude response, phase response and transient response of the continuous time Gm-C filter with the ideal filter.

Digital Circuit Design, University of Florida Apr 2008

• Constructed a digital phase-locked loop (PLL) composed of phase detector, time-to-digital converter, digital low-pass filter, digital controlled oscillator (DCO) and frequency divider;

• Programmed the functional units (8-bit adder, DFF, DCO, divider) using Verilog.

FM Radio Receiver Design, University of Florida Apr 2008

• Completed an FM radio receiver with two stages of IF methodology that will not cause interference to other FM radios;

• Improved the linearity of the FM radio receiver through analysis and calculation.

Team Leader, Mathematical Contest team, Beijing Jiaotong University Nov 2006

• Won Excellent Prize in the competition;

• Assigned tasks to a team of three members and held the discussions about the problem;

• Solved the problem about how to arrange the time of various competitions for every athlete using materials on line and in print.

WORK EXPERIENCE

Circulation Assistant, UF Health Science Center Library August 2008 to Sep 2009

University of Florida

 Worked at the circulation desk checking items in and out;

 Responded to customer issues by phone and shelved books, journals and CDs.

Circuit Test Assistant, Microelectromechanical System (MEMS) Lab Jan 2009 to May 2009

University of Florida

 Observed the output waveform of the ring oscillator with the oscilloscope;

 Chose the right op amp added to the output of the oscillator on bread board to improve the desired waveform.

Circuit Analyst Intern May 2005 to Aug 2005

Pengpu Power Supply Bureau, China

• Completed a multimeter and measured its functions;

• Analyzed the input and output impedances and the gain of common-emitter, and emitter follower unit circuits inside a whole op amp circuit.

ACTIVITY

Vice-Minister, Editorial office in Science and Technology Organization Sep 2004 to Sep 2005

Beijing Jiaotong University

 Team founded the journal for the college of Electrical Engineering;

 Promoted the organization resulting in an increase in membership by 10%;

 Taught the students English in Tong Zhou Middle School as a volunteer.

AWARDS

 Outstanding Achievement in University of Florida 2008

 Achievement Award in University of Florida 2007

 Electrical Engineering scholarship of Leader & Harvest 2007

 Excellent Graduate in Beijing Jiaotong University 2007

 First-rank Scholarship 2004-2007



Contact this candidate