Product Engineering Technical Support

Mohammad Ayyash

669-***-**** ********.******@*****.***

www.linkedin.com/in/mohammad-ayyash-job

Semiconductor Development & Manufacturing Operations Leader& Consultant Driving Innovation, Quality, and Efficiency in Complex Global Environments Strategic, hands-on leader with 24+ years of success driving product innovation, optimizing operations, and managing large-scale engineering teams across the U.S. and Asia. Known for leading cross-functional global teams (60+ engineers), launching 80+ high-impact semiconductor products annually, and engineering scalable, cost-effective manufacturing solutions. Expert in test/product engineering, new product introduction (NPI), ATE development, and full product lifecycle management. Trusted for cutting development cycle times, improving yield, and delivering millions in cost savings—without compromising quality or time-to-market. Sought after for consulting engagements due to deep technical expertise, operational insight, and ability to deliver measurable results. Core Competencies

Test & Product Engineering (Bench/ATE) Semiconductor Manufacturing Operations New Product Development (NPD/NPI) Global Team Leadership (U.S. & Asia) High-Precision Mix Signal, High-Power

& Micro Module ICs Cost Reduction & Yield Optimization Change Management & Process Improvement Strategic Roadmaps & Execution Engineering Lab & OS Program Management Customer Technical Support Training, Coaching & Organizational Scaling Automated Test Equipment Professional Experience

Analog Devices, San Jose California 2018 – 2025

Senior Director, Test and Product Engineering

Spearheaded global test and product engineering operations, leading 60 engineers and 3 directors across the U.S. and Asia. Directed ATE strategy, new product introductions, and design verification for over 80 high-impact IC products annually drive over 30% of company revenue. Owned planning, execution, and delivery of complex, cross-regional development schedules while managing cost, quality, and resource constraints.

• Saved $500K quarterly by leading test optimization programs focused on yield improvement, test time reduction, and streamlined test flows.

• Directed full-scope IC verification and manufacturing readiness, accelerating development cycles across product families (power, analog, mixed-signal, and high-current Micro Modules).

• Implemented and scaled an OS (Onboarding & Skill-building) program for engineers and managers; reduced onboarding time, formalized promotion tracks, and introduced performance matrices to measure engineering readiness.

• Oversaw U.S. and offshore product engineering labs, enabling early design validation, accelerating time-to-market, and minimizing costly redesign cycles.

• Led development of ATE solutions for advanced Micro Module regulator ICs (54V to 0.8V) and high-current multi-phase modules (up to 1400A) for HPC and AI markets.

• Architected a 2kW ATE hardware platform, achieving high-power testing capabilities at reduced cost and improving test accuracy, coverage, and throughput.

• Delivered direct technical support to key customers, ensuring seamless integration of power management solutions into complex board-level architectures.

• Managed the rebranding and outsourcing of legacy products, reducing maintenance costs and extending profitable product lifecycles.

Maxim Integrated, San Jose California 2008 – 2018

Director Test and Product Engineering

Directed 35 engineers and 4 managers across the U.S. and Asia in full-lifecycle management of power and analog IC products—from new product definition through production ramp and post-release quality. Delivered strong technical execution and project governance across millions of units per quarter.

• Led global engineering teams across San Jose, Philippines, and Thailand supporting high-volume production and sustaining activities.

• Managed end-to-end development of diverse product lines: power converters (Buck/Boost, LED, LDO), standard analog (amplifiers, comparators, switches), high-precision mixed signal

(ADC/DAC), and Micro Modules.

• Drove process improvements across NPI and sustaining operations, reducing cycle times and enhancing release-to-production quality.

• Facilitated alignment between design, test, and manufacturing teams to ensure timely delivery of new products to market.

Maxim Integrated, San Jose California 2006 – 2008

Manager Test Engineer

Reorganized offshore business unit to enhance team productivity, improve support coverage, and streamline engineering processes.

• Recruited and restructured the team to align skillsets with support needs, enhancing responsiveness and test execution reliability.

• Designed and implemented a comprehensive training and performance management system, resulting in measurable gains in engineering capability and product stability.

• Regularly presented performance metrics and improvement plan to executive leadership, influencing structural and operational changes.

Maxim Integrated, San Jose California 2000 – 2006

Member of Technical Staff

Promoted through technical and leadership ranks for consistently delivering innovative, high impact ATE test solutions ahead of schedule. Known for driving critical new product ramps and earning trust from major customers through quality and execution excellence.

• Delivered high-ROI test solutions for flagship products, completing critical projects 40% faster than scheduled.

• Led project planning sessions across test, design, and board engineering to define product roadmaps, assign resources, and track execution.

• Supported Tier-1 customers (e.g., Apple, Sony, Samsung, IBM, Intel) with robust, scalable test coverage and yield optimization strategies.

• Cut test costs by over 50% via yield analysis, root cause investigations, and enhancements to hardware/software infrastructure.

• Earned multiple awards for engineering performance, innovation, and leadership. DaimlerChrysler, Portland Oregon 1999 – 2000

Hardware Engineer

• Running simulations and tests to ensure functionality and performance.

• Collaborating with senior engineers to modify or improve hardware designs.

• Supporting the integration of hardware with software systems. Education

Bachelor of Science in Electrical Engineering

Portland State University – Portland, OR

Bachelor of Science in Physics

Portland State University – Portland, OR

Certificates of Management Excellence – Multiple institutions Advanced Leadership & Problem-Solving Seminars

Developer of internal technical tutorials and corporate training Patent

US 9,355,968 B2 (May 31, 2016)

Silicon Shield for Package Stress Sensitive Devices – patented solution improving package reliability in stress-sensitive semiconductor designs.

Contact this candidate