Post Job Free

Resume

Sign in

Project 1 2

Location:
Ramchandi, Chhattisgarh, India
Posted:
July 07, 2021

Contact this candidate

Resume:

Ravi Singh Thakur

Mobile Number +917*********

E-mail adnk37@r.postjobfree.com

Intend to pursue career in VLSI domain.

* **** ********** ** **** Design and verification from SEER Akademi Pvt. Hyderabad from April 2017 to March 2018.

1 year 11 month experience in Fourtuneansh Raipur C.G as Research & Development Engineer as well as Department Incharge from January 2019 to december 2020.

HDL: Verilog, System Verilog

Methodology: Knowledge of UVM

Tools: Synopsys VCS, Questa Sim, Xilinx.

Operating System: Linux, Windows 10.

Project 1: Density Based Automatic Traffic Light and Street Light Controller

Description: Implementation of the algorithm in which, based on traffic density, traffic light and street light will be ON/OFF. Verification of the RTL using system Verilog.

Team Size: 4

Duration: October 2017 to March 2018

Roles:

1.Understanding of specification and functionality thoroughly.

2.Development of the algorithm and implementation in Verilog.

3.Development of layered test bench components in System Verilog.

4.Writing the test cases.

5.Generation of functional coverage and code coverage.

Project 2: AMBA APB compatible RAM

Description: Design and verification of AMBA Advanced Peripheral Bus protocol compatible memory capable of read and writes using constrained random layered test bench using system Verilog.

Team Size: 4

Duration: May 2017 to September 2017

Roles:

1.Understanding of specification and functionality thoroughly.

2.Development of layered test bench components in System Verilog.

3.Writing the test cases.

4.Generation of functional coverage and code coverage.

Project 3: Password protected switch

Description: Design a device that has the capabilities of accepting a 4-digit password and authenticating device connected with it.

Team Size: 2

Duration: April 2017

Roles:

1.Understanding of specification and functionality thoroughly.

2.Write the RTL code using Verilog.

3.Check the functionality using directed test bench.

B.E. in Electronics and Telecommunications from Shri Shankaracharya Institute of Professional Management and Technology, Raipur – 2018

PGDCA from Dr. C.V Raman University, Bilaspur.

Author: Thakur, Ravi Singh . Design and Verification of Solar Powered Density Based Traffic Light and Automatic Street Light Controller. International Journal of Latest Technology in Engineering, Management & Applied Science (IJLTEMAS) Volume VII, Issue IV, April 2018 ISSN 2278-2540.

Father’s Name : Mr. Ram Singh Thakur

Date of Birth : 5 December 1996

Gender : male

Languages Known : Hindi, English, Chhattisgarhi

Marital Status : Single

I hereby declare that the furnished information is true to the best of my knowledge and belief.

Date: RAVI SINGH THAKUR

Place:

Professional Objective

Work Experience

Technical Expertise

Projects

Educational Qualifications

Paper Published

Personal Profile



Contact this candidate