Post Job Free
Sign in

Engineer Data

Location:
Patna, Bihar, India
Salary:
As per company standard
Posted:
February 17, 2021

Contact this candidate

Resume:

SHUBHAM SHWETA

Lado Sarai,New Delhi

965******* *****************@*****.***

EDUCATION

TECHNICAL SKILLS

• EXPERTISE AREA: VLSI, Digital Design System, Analog Electronoics, CMOS, FPGA, RTL Design

• PROGRAMMING LANGUAGE: Verilog, System Verilog, C, Data Structure

• SCRIPPTING LANGUAGE: Perl, Python

ACADEMIC ACHIVEMENT

• Published a paper “IMAGE FUSION USING MULTISCALE TRANSFORM” in ICCE Conference 2020 held by KIET university,Noida under the supervisison of my mentor “DR Sudipta Majumdar”

• In this paper,combining two image images into single one to get the redundant information from every source image into single one by using Multiscale transform in which used Lifting Wavelet transform as fusion process ACADEMIC PROJECTS

M TECH Projects

1) Topic : Implementation of AMBA based AHB to APB bridge Description : The AMBA is an on-chip bus architecture used to strengthen the reusability of I core and widely used interconnection standard for system on chip (SOC). The aim of this paper is to synthesize and simulate a complex interface bridge between Advanced High performance Bus (AHB) and Advanced Peripheral Bus (APB) known as AHB2APB Bridge during my internship of 6 month in “ ESRA VLSi” 2) Topic: Round Robin Arbiter

Description :Bus arbiters are highly efficient in handling master bus requests and slave bus responses. The busarbiter is usually coded according to an algorithm which dictates its operation and efficiency. A Round robin arbiter scheme is based upon the concept of fixed slot per requestor. The most common way of behavioral modelling a round robin arbiter is by using

“nested-case” statement in Verilog during internship of “ ESRA VLSI training” 3) Topic: Image Enhancement Using DWT

Description: Enhancing the image visual quality for improving the contrast of image and for gathering the vital features in images under the supervisison of “DR Sudipta Majumadar” 4) Topic : Image Fusion using MULTISCALE TRANSFORM Description: It is process of combining two or more images into single one to get the redundant information from every source image into single one by using “Multiscale Transform method under the supervision of “DR Sudipta Majumdar” PROFESSIONAL EXPERIENCE

Katyayani Silicon Data System Pvt Ltd January’14– June ’17

• “Technical Support Engineer”

• Resolving the network issues,configuring operating system

• Diagonosing and troubleshoot the software and hardware problems INTERNSHIPS

• Six month internship from AUGUST ’20 TO JANUARY ’21 in Esra Vlsi Training Institute in “RTL Design and FPGA”

• Summer Intern, “BSNL Jamshedpur” in various fields of telecommunication 1 month Four weeks summer tranning in “BSNL”,Learning the basics of Radar and its component

• Summer intern at DOORDARSAN KENDRA Patna techbiques of television production and Transmision 1 month Four weeks summer training in DATA COMMUNICATION and Network learning OTHER INFORMATION

• Language Competency: English, Hindi & Bengali (Basic Level). MTech (ECE) Delhi Technological University,New Delhi 6.81(2020) BTech(ECE) Siliguri Institute Of Technology,Siliguri 8.02 Class XII, CBSE Saraswati Vidya Mandir,Bettiah Bihar 80.60 Class X, CBSE Saraswati Vidya Mandir,Bettiah Bihar 84.60



Contact this candidate