Post Job Free

Resume

Sign in

Design Engineer

Location:
Pune, Maharashtra, India
Posted:
February 12, 2021

Contact this candidate

Resume:

MOHAMMED FAREED PARVEZ

E-mail: - adj4yc@r.postjobfree.com

Mobile: -+91-996*******

Objective:

To work in an environment where I can totally establish my skills and potential which would help for the development of the company and which in turn help for my development. Experience Summary:

Having 3 Month training experience in Digial Verification. Familier with VLSI Physical Design, Physical Verificartion,STA & Synthesis. Knowledge on Analog circuit design & Analog Mixed Signal VLSI Design. Ability to work independently as well as part of a team. Quick learner with Good analytical and problem solving skills. Always on the look to improve skills and grow with the organization. Ability to carryout Research & developement in area of Analog Mixed signal design able to analyz OPAMP & Amplifiers.

Able to analyze & deign mixed circuits mode such as COMPARATORS,PLL,ADCs,DACs, UART & I2C. Solve practical & state of art analog IC design problem to serve VLSI industry. Skill Set:

Tools: Cadence Encounter Digital Implementation,Cadence VIRTUOSO, Cadence Innovus. Verification : Virtuos, Caliber,Innovus.

Operating Systems: Windows, Linux,Redhat.

CERTIFICATIONS:

MENTOR Graphics Training In (Digital Verification). VLSI International Design Conference 2020

VLSI System Design by KUNAL Ghosh sir (Static Timing Analysis,Clock Tree Synthesis). LANGUAGES : C Language,Verilog,System Verilog, C++, Python. ACADEMIC PROJECTS:

1.Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes Acadmeic Projects.

Crafted and executed chip development plans and evaluated design options. Contributed to development of high-performance low- power SoC architectures. 2. Hybrid Solar Wind Charger Academic Project.

Organized and executed design projects in accordance with customer timetables. Conducted chip and block-level routing in adherence to company policy and safety regulation 3.Memory Controller & SPI controller in Mentor Graphics . Education Details:

M.TECH (Embedded System & VLSI Design) from SRI.GURU GOVIND SINGHJI COLLEGE OF ENGINEERING & TECHNOLOGY NANDED with A grade.

BE (Elctronics & Telecommunication) with 70% frm MGM'S college of Engineering Nanded Maharashtra .

Diploma in Electronics and Telecommunications with 79.02 % from GRAMIN POLYTECHIC NANDED with 70%.

Personal Profile:

Date of Birth : 17 DEC 1991

Gender : Male

Father’s name : Mohammed Fasihuddin

Languages Known : English,Hindi,Urdu,Marathi.

Educational Status : M.Tech (Embedded system & VLSI Design). Hobbies : Reading books, playing volley ball, cricket, Travelling. Extra Activity : COVID-19 food distribution work for needy people. Declaration:

I hereby declare that the above written particulars are true to the best of my knowledge and beliefs. MOHAMMED FAREEDUDDIN PARVEZ

Place: Hyderabad Telangana INDIA



Contact this candidate