Engineering Digital

SUDHA KUMARI

956-***-**** **********@*****.***

PROFESSIONAL SKILLS

Full Time trainee in DESIGN AND VERIFICATION at M-ISS ( MOSCHIP INSITUTE OF SILICON SYSTEM ) Hyderabad

Hands on experience on CADENCE TOOL

Hands on experience on In -house projects.

PROFESSIONAL STRENGTH

Knowledge of DIGITAL ELECTRONICS

Knowledge of VERILOG

Knowledge of SYSTEM VERILOG

Knowledge of UNIVERSAL VERIFICATION METHODOLOGY

Knowledge of protocol like APB

Knowledge in writing Make file.

Good verbal communication and user-interaction skills.

Good verification concepts and debugging skills.

Excellent presentation and interpersonal skills. TECHNICAL EXPERTISE

Tools : Modelsim/Questa, Cadence NC-Sim

HDL / HVL : Verilog, System Verilog.

Scripting : Makefile.

Bus Protocols : APB

Methodologies : UVM.

Operating Systems : Linux, Windows.

PROJECTS

1. First in First out (FIFO).

HVL/HDL : Verilog.

TB Methodology : System Verilog.

EDA Tools : Cadence NC-SIM, Simvision

Description: Synchronous FIFO. It requires a free-running clock from the writing system and another from the reading system. Writing is controlled by the WRITE ENABLE input synchronous with WRITE CLOCK. The FULL status line can be synchronized entirely with WRITE CLOCK by the free-running clock. And READ ENABLE input synchronous with READ CLOCK. Here, too, the free-running clock permits 100 percent synchronization of the EMPTY signal with READ CLOCK.

2. Up/Down Counter

HVL/HDL : System Verilog.

TB Methodology : UVM.

EDA Tools : Cadence NC-SIM, Simvision

Description: A down-counter counts stuff in the decreasing order. An up-down counter is a combination of an up-counter and a down-counter. It can count in both directions, increasing as well as decreasing. The mode of the counter is selected by a MUX input. 3. Arithmetic Logic Unit (ALU)

HVL/HDL : System Verilog.

TB Methodology : UVM.

EDA Tools : Cadence NC-SIM, Simvision

Description: The ALU is a complex digital circuit; one of many components within a computer's central processing unit. It performs both bitwise and mathematical operations on binary numbers and is the last component to perform calculations in the processor. The ALU uses operands and code that tells it which operations to perform for input data. After the information is processed by the ALU, it's sent to the computer's memory. ACADEMIC PROFILE

Bachelor of Engineering in Electronics and communication engineering, RKDF Institute of science and technology (RGPV) Madhya Pradesh in 2016. with CGPA-8.07

12

th

from Kendriya Vidyalaya, CBSE in 2012. with PERCENTAGE-67%

10

th

from Kendriya Vidyalaya, CBSE in 2009. With CGPA-9.6

REFERENCES

G.N Singh – DY. CME (Indian Railway), Bilaspur

Contact- 975-***-****

Mail- *********@*****.***

Contact this candidate