Post Job Free

Resume

Sign in

Research Intern

Location:
New Brunswick, NJ
Posted:
January 15, 2024

Contact this candidate

Resume:

DHARA SATAPARA

732-***-**** # ad2swe@r.postjobfree.com ï linkedin.com/in/dhara-satapara

Education

Rutgers University September 2023 – May 2025

Masters of Science, Electrical and Computer Engineering New Brunswick, New Jersey Gujarat Technological University August 2019 – June 2023 Bachelors of Engineering, Electronics and Communications Engineering — — — GPA 3.4 Ahmedabad, Gujarat Experiences

Indian Space Research Organization(ISRO) January 2023 – June 2023 Research Intern Ahmedabad, Gujarat

• Worked on implementing radar altimeter system using the FPGA platform provided by NanoXplore whose key feature is that it is Radiation Hardened.

• This process includes measuring key factors such as accuracy, range, and resolution. The results were then compared with the results obtained by Xilinx FPGA.

• Implemented the project using open-source IPs for operations like Arithmetic operations such as Addition, Subtraction, Multiplication, Division, etc., Square Root, Floating point operations, BRAM, and Fourier transform.

• Used MATLAB for signal processing of the received signal. Maven Silicon VLSI Training Center June 2022 – July 2022 Intern Remote

• Developed a bridge module used to convert the transactions between two bus protocols, AHB (Advanced High-Performance Bus) and APB (Advanced Peripheral Bus).

• Using Verilog, the design aims to enable communication and data transfer between AHB and APB bus systems.

• This project involves designing and implementing the bridge module, verifying its functionality, and compatibility with bus protocols.

E-Infochips-An ARROW Company June 2022 – July 2022 Intern Remote

• Used the software OpenROAD to convert RTL (Resistor Tranfer Logic) designs into GDS-II (Graphic Data Stream) format, which is used for chip fabrication.

• OpenROAD is an open-source framework that provides a design flow for integrated circuits.

• The aim of the project is to translate RTL logic designs into a format suitable for physical design and manufacturing, enabling efficient chip production.

Educational Projects

Smart Car Parking VHDL November 2022

• Executed the project to reduce the wastage of time searching for parking spots.

• Here we exhibit a car parking system in VHDL utilizing a Finite State Machine(FSM).

• There are five states and they work according to their program which includes giving a password for entering into the parking zone, and if wrong re-entering it, if there are other cars coming for parking the LED will blink RED light. Smart Dustbin Arduino October 2022

• Used Ultrasonic sensor in smart dustbin to detect the objects in front.

• The sensor sends the signals to Arduino Uno. The Arduino understands the signal and sends the signal to the Servomotor which opens the flap on top of the dustbin. Skills

Languages: VHDL, Verilog, MATLAB, Python

Tools: Xilinx, Impulse, LTspice, Cadence virtuoso, Layout Editor, Microsoft excel, Microsoft word. Soft Skills: Communication, Time Management, Teamwork, Critical thinking, Adaptability, and Leadership Extracurricular

Vox Populi Club May 2021

President Gujarat Technological University

• VOX POPULI CLUB is a socio-cultural club of LDCE, which maintains the years old culture of LDCE. It aims to bring out the best in every LDite by organizing myriad events on the campus during every semester.

• Many events like Orientation, Break the Ice, Streets, Udaan, Days etc. are held by VP club for the cause mentioned above. The club is handled by the students of LDCE only.



Contact this candidate