Engineer Electrical

Sneha Deepthi Sajja

***** **** ** **, **** #*, Mill Creek, WA 98012, 616-***-****, **********@*******.***

https://www.linkedin.com/in/snehasajja

ELECTRICAL ENGINEER

Highly motivated, results-driven, quick learner with pre & post silicon validation experience on client and SoC platforms. Experienced in developing test plan, test content and debug failures on emulation, virtual platforms and post silicon at full chip level and web application development for smart-phones and tablets.

Technology Snapshot: C++, Python, HTML5, CSS3, JavaScript, jQuery, Angular JS, MySQL, Maestro, Cadence Virtuoso, Aptana Studio 3, Adobe Dreamweaver, Visual Studio, Bugzilla, UNIX, Linux, Windows 98/2000/Vista 7, 8

CAREER PROGRESSION AND PROJECTS

INTEL CORPORATION Hillsboro, OR SYSTEM VALIDATION ENGINEER August 2015 - June 2016

Defined, executed and debugged wireless connectivity (Wi-Fi, Bluetooth) test cases for SoC in System Level Emulation (SLE) environment

Collaborated with BIOS, OS and other related teams for validation of all features

Debugged failures using waveforms and traces and worked with designers to drive issues to resolution

Enabled test cases in post-silicon using validation automation tool that performs test scheduling, test execution and failure analysis and provided support to co-workers using this tool

Worked on validating UART and USB bus interfaces

INTEL CORPORATION Hillsboro, OR SYSTEM VALIDATION ENGINEER July 2014 - July 2015

Validated Graphics test content on System Level Emulation (SLE) and Hybrid SLE environments at full chip level

Performed post silicon Graphics validation including board bring up, firmware (FW)/BIOS updates, enabled test content and determined root cause of failures using Lauterbach, debug scripts and logic analyzer

Developed test cases and test content in C++ and documented in validation plan

Utilized GIT database management for version control

INTEL CORPORATION Hillsboro, OR Product Development Group ARCHITECTURE INTERN Feb 2014 - June 2014

Gained knowledge on the architecture and design of Intel Architecture based System on a Chip (SoC)

Developed high level transaction flows document for wireless connectivity (WiFi, Bluetooth, FM) functionality and use cases

Developed Perl scripts to extract Register Description Language (RDL) information from XML files

Developed scripts to create web tools (project indicators) based on database information using Angular JS framework

TATA CONSULTANCY SERVICES India FRONT END UI DEVELOPER/WEB DEVELOPER Jan 2012 - July 2012

Developed front-end UI for applications in smart phones (iPhone, Windows) and tablets (iPad)

Performed requirements analysis, design, coding and testing for an application named "Marathon"

Performed requirements analysis and integration of new features within an existing library

TATA CONSULTANCY SERVICES India ASSISTANT SYSTEMS ENGINEER July 2011 - Dec 2011

Developed C++ code in MVC architecture to store and modify customer information for a Telecommunications Service Provider

Developed database schemas in MySQL and created object models in C++

Created test plans and scripts

EDUCATION

MS, Electrical and Computer Engineering, Portland State University, 2014, GPA 3.6/4

Bachelor of Technology, Electronics and Communications Engineering, GITAM University, India, 2011, GPA 9/10

TECHNICAL AND PROFESSIONAL DEVELOPMENT

Recognition Award, Intel Corporation, Contributing towards High Level Architectural Specification documentation, 2015

Recognition Award, Intel Corporation, Successfully migrating from SVOS 3.1 to SVOS 4.0

Recognition Award, Intel Corporation, Debug Tool Execution and Testing Emulation Models for DFX SW Stack

Speaker, Portland State University, Addressed incoming freshman class about careers in engineering

Contact this candidate