Engineer System

Design and Verification Engineer

Keshav Sharma DOB: 31th May, 1987

M.Tech Microelectronics Email: ********@*****.***

Manipal University Jaipur Contact No: +91-995******* Experience: Working experience in Design Implementation and Verification of SoC Bus Protocols

(AHB & AXI ) using UVM and System Verilog.

Field of Interest: RTL Design, Verilog, FPGA, SystemVerilog, UVM, Linux, Automation and Embedded System.

OORRCCAADD PP ssppiiccee ddeessiiggnn aanndd ssiimmuullaattiioonn

CCMMOOSS VVLLSSII DDeessiiggnn

VVeerriilloogg aanndd SSyysstteemm VVeerriilloogg

IImmppllaannttaattiioonn ooff ddeessiiggnn oonn FFPPGGAA ssppaarrttaann 33EE bbooaarrdd

MMiiccrrooccoonnttrroolllleerr 88005511,, PPIICC 1188ff ccooddiinngg

PPCCBB llaayyoouutt uussiinngg EExxpprreessssPPCCBB

EEmmbbeeddddeedd SSyysstteemmss

RRoobboottiiccss

AAuuttoommaattiioonn

SSooffttwwaarree pprroojjeeccttss iinn CC,,CC+++ LLaanngguuaaggee:: CC,, CC BBaasshh SSccrriippttiinngg,, TTCCLL//TTKK HHDDLL:: VVeerriilloogg

HHVVLL:: SSyysstteemm VVeerriilloogg,UUVVMM

SSyysstthheessiiss ttooooll :XXiilliinnxx 88..11ii,aaccttiivveeHHDDLL FFuunnccttiioonnaall vveerriiffiiccaattiioonn ttooooll :MMooddeellssiimm,, QQuueessttaassiimm PPllaattffoorrmm:: WWiinnddoowwss 9988,, WWiinnddoowwss XXPP,, 22000000 SSeerrvveerr,, WWiinnddoowwss 22000077,, LLiinnuuxx DDeessiiggnniinngg::

FFPPGGAA XXiilliinnxx ssiimmuullaattiioonn vveerriiffiiccaattiioonn,, iimmpplleemmeennttaattiioonn aanndd ssyynntthheessiiss..

PPrrootteeuuss cciirrccuuiitt ssiimmuullaattiioonn ddeessiiggnnss aanndd PPCCBB llaayyoouuttss wwiitthh eexxpprreessss PPCCBB

MMAATTLLAABB GGUUII

AMBA AHB Verification using UVM (M.Tech dissertation Project)

AMBA AXI verification using system verilog

Banks and Museum security system using Microcontroller.

Designed Robots using PIC18F4550 Microcontroller.

Designed automations and automatic electronic systems using Microcontroller.

Internship from 3ST Technologies Noida in Verilog, System Verilog and Universal Verification Methodology.

PPRROOJJEECCTTSS

TTRRAAIINNIINNGGSS

TTEECCHHNNIICCAALL SSKKIILLLLSS

Recently attended one week STTP training on ADVANCED DIGITAL DEVICES AND SYSTEMS at MNIT Jaipur.

Six months Internship training in Embedded System and VLSI through TISHITU institute at Jaipur.

Participated in Summer Industrial Training from Bharat Heavy Electronics Ltd. (BHEL), Haridwar in May-June 2010 in the area of CNC Machines and its Maintenance.

Participated in MITBOTS Summer Industrial Program in June-July 2009 in the area of Embedded System and Robotics.

Pursing Master of Technology in Microelectronics from Manipal University Jaipur. Scored 8.0 CGPA in I Semester.

Bachelor of Technology in Electronics and Communication from SMCET, Jaipur with 67% in 2013.

Intermediate and SSC in CBSE from Kendriya Vidhalaya No. 2, Jaipur in first division.

Participated and presented a paper in International Conference On Science, Engineering and Management (ICSEM-2014) on “Uncoordinated Beam Forming Enhances the Achievable Rate of Cognitive Networks”.

Published a paper titled- “Verification of AMBA AXI Bus Protocol Implementing INCR and WRAP Burst Using System Verilog” by Harsha Garua, Keshav Sharma and Chusen Duari (Assistant Professor, Manipal University Jaipur) in IJRET Volume: 05 Issue: 03 Mar- 2016

Achieved Rajya Puraskar and best scout award in scouting.

Achieved award in State Level Basketball Championship.

Achieved First Aid certificate from Red Cross Society.

Father’s name: Shri Giriraj Sharma

Communication address: D- 107, Tara Nagar, Jhotwara, Jaipur, Rajasthan 302012

Languages known: English and Hindi

Marital Status: Single

Interest: swimming, Basketball, Football, listen to Music

Nationality: Indian

I do hereby declare that the information provided above is true to the best of my knowledge and belief.

(Keshav Sharma)

PPEERRSSOONNAALL DDEETTAAIILLSS

AACCHHIIEEVVEEMMEENNTTSS &AAWWAARRDDSS

DDEECCLLAARRAATTIIOONN

EEDDUUCCAATTIIOONNAALL QQUUAALLIIFFIICCAATTIIOONN

PPUUBBLLIICCAATTIIOONNSS

Contact this candidate