Post Job Free

Resume

Sign in

System Validation engineer, Post Silicon Validation

Location:
Oregon
Posted:
May 20, 2016

Contact this candidate

Resume:

Sneha Deepthi Sajja

***** **** ** **, **** #*, Mill Creek, WA 98012, 616-***-****, acuvmx@r.postjobfree.com

ELECTRICAL ENGINEER

Results-driven, life-long learner, electrical engineer performing pre silicon SoC validation in system and hybrid level emulation, virtual platforms, and post silicon validation at full chip level. Develop web applications for smart-phones and tablets.

Technology Snapshot: C++, Perl, Python, HTML5, CSS3, JavaScript, jQuery, Angular JS, SQL Server 2008/2008R2, MySQL, Maestro, Cadence Virtuoso, Aptana Studio 3, Adobe Dreamweaver, Visual Studio 2012, Bugzilla, Sublime Text, UNIX, Linux, Windows 98/2000/Vista 7, 8

CAREER PROGRESSION AND PROJECTS

INTEL CORPORATION Hillsboro, OR SYSTEM VALIDATION ENGINEER July 2014 - Present

Currently working on a validation automation tool that performs test scheduling, test execution and failure analysis

Validate wireless connectivity (Wi-Fi, Bluetooth) on an SoC in System Level Emulation (SLE) environment

Develop tests to validate full chip systems, debug failures using traces and drive issues to resolution

Validate full chip graphics on System Level Emulation (SLE) and Hybrid SLE environments

Perform post silicon validation for graphics which includes board bring up, firmware (FW)/BIOS updates, enabling test content and determine root cause of failures using Lauterbauch, test probes and logic analyzer

Develop test plans conditions and test content in C++ and Python scripts

Utilize GIT database management for version control

INTEL CORPORATION Hillsboro, OR Product Development Group ARCHITECTURE INTERN Feb 2014 - June 2014

Learned architecture and design of Intel Architecture based System on a Chip (SoC)

Developed high level transaction flows document for wireless connectivity (WiFi, Bluetooth, FM) functionality and use cases

Developed Perl scripts to extract Register Description Language (RDL) information from XML files

Developed scripts to create web tools (project indicators) based on database information using Angular JS framework

TATA CONSULTANCY SERVICES India FRONT END UI DEVELOP/WEB DEVELOPER Jan 2012 - July 2012

Developed front-end UI for applications in smart phones (iPhone, Windows) and tables (iPad)

Requirements analysis, design, coding and testing for an application named "Marathon"

Requirements analysis and integration of new features within an existing library

TATA CONSULTANCY SERVICES India ASSISTANT SYSTEMS ENGINEER July 2011 - Dec 2011

Developed a C++ code in MVC architecture to store and modify customer information for a Telecommunications Service Provider

Developed database schemas in MySQL and created object models in C++

Created test plans and scripts

EDUCATION

MS, Electrical and Computer Engineering, Portland State University, 2014, GPA 3.6/4

Bachelor of Technology, Electronics and Communications Engineering, GITAM University, India, 2011, GPA 9/10

TECHNICAL AND PROFESSIONAL DEVELOPMENT

Recognition Award, Intel Corporation, Integrated Connectivity High Level Architectural Specification, 2015

Recognition Award, Intel Corporation, Successfully migrating from SVOS 3.1 to SVOS 4.0

Recognition Award, Intel Corporation, Debug Tool Execution and Testing Emulation Models for DFX SW Stack

Speaker, Portland State University, Talk to incoming freshman about careers in engineering

ACADEMIC PROJECTS

Design of L1 Instruction and Data Cache

Tournament Branch Predictor - Alpha 21264 Microprocessor

Design of 64-input NOR gate



Contact this candidate