Post Job Free
Sign in

Summer Training Project

Location:
Bengaluru, KA, 560001, India
Salary:
30K
Posted:
May 11, 2016

Contact this candidate

Resume:

CAREER OBJECTIVE: “To be a part of your team and move towards accomplishment of the jobs assigned in

the possible manner, face the challenges and move towards the goal of making a mark for the company in the global arena, simply I want this to be a symbiosis of opportunities, ideas and accomplishments”. PROFESSIONAL EXPERIENCE

Organization : Hindustan College of Science & Technology, Mathura (UP)

Designation : Associate Lecturer

Duration : Aug 2013 till June 2014.

Organization : Shri Krishna Yogiraj Technical Institute, Sikandra Rao (U.P.)

Designation : Lecturer

Duration : Aug 2008 to May 2011.

ACADEMIC PERFORMANCE

SOFTWARE PROFICIENCY

Programming Language : C, Verilog

OS Platforms : Windows XP/2000, MS-DOS

Office Tools : Proficient in MS Office

Software Tool Expertise : Cadence (Virtuoso), Mentor Graphics. PAPERS PUBLISHED

1. Title : Diode Free Adiabatic Logic Circuits

Status : Published

Organization : Hindawi Publications- ISRN Electronics 2. Title : Triangular Power Supply Based Adiabatic Circuit Status : Published

Organization : World applied Science Journal (WASJ). SUMIT PRATAP SINGH

Mobile No: +919*********, 953-***-****

Email: acuqc3@r.postjobfree.com, acuqc3@r.postjobfree.com

Qualification Institute University/

Board

Discipline Year C.P.I/

Percentage

M.Tech NIT, Allahabad

(U.P.)

NIT,

Allahabad

Microelectronics

and VLSI Design

2013 6.67/66.7%

B.Tech Anand Engineering

College, Agra (U.P.)

UPTU,

Lucknow

Electronics and

Communication

2008 62.14%

XII M.B.I.I.S, New Delhi C.B.S.E. P.C.M. 2002 55.8% X Assisi Convent

School, Etah (U.P.)

C.B.S.E. - 2000 68.6%

M.TECH THESIS

Organization : N.I.T, Allahabad

Thesis Title : Optimization & Estimation of Power & Delay of CMOS Circuits using Logical Effort. M.TECH SUMMER TRAINING

Organization : N.I.T, Allahabad

Project Title : Analysis and Design of an Efficient Irreversible Energy Recovery Logic in 0.18-µm CMOS

Duration : 1 month.

B.TECH PROJECT

Organization : Anand Engineering College, Agra

Project Title : Wireless Data Transmission through Infra-Red L.E.D

Duration : 3 months.

B.TECH SUMMER TRAINING

Organization : Bharat Electronics Ltd, Ghaziabad

Project Title : Involvement in Component Design System of the Radar used for Air Traffic Control and Surveillance

Duration : 1 month.

PERSONAL DETAILS

I am a very enthusiastic person, eager to finish any work allotted to me with finesse. I am capable of creating a lasting impression on the people and the organization concerned. I am a quick learner and my main goal is to reach the top. I am committed to contribute to the best of my talent. Father's Name: Janak Singh

Current Address: # 1317, 6th main road, 7th cross AECS Layout, D Block, Kundanhalli, Bangalore, Karnataka- 560037

I hereby declare that the information furnished above is true to the best of my Knowledge and belief. Place: Bangalore (Sumit Pratap Singh)



Contact this candidate