Post Job Free
Sign in

Manager Engineering

Location:
Los Angeles, CA
Posted:
February 27, 2016

Contact this candidate

Resume:

*** *. ****** ***** **., Chandler, AZ, ***** 602-***-**** *********@*****.***

Professional Experience

Consulting/Contracting/Investing, Various Locations (2015-present)

Managing daily operations, people management, and inventory management. Intel Corporation

Program Manager, DSD – Datacenter Software Division, Chandler, AZ (2010-2014)

Program managed NAND PCIe board products. Driving weekly PDT(Product Development Team), CCB(Change Control Board) and Synch (External PDT with external company Virident) consisting of Manufacturing, Validation, Firmware, Software, Architecture, Quality Reliability Engineering, Marketing and Hardware to assess product health and set direction for teams around the globe executing towards program milestones

Planned global multi-organizational board builds by creating standardized tracking.

Results orientation and attention to detail evidenced by uncovering crucial eASIC schedule discrepancies quoted from third party development, proactively allowing appropriate mitigation measures to be implemented.

Drove the SOW, RSNDA, and CNDA with third party companies such as Virident and AMI. Validation Program Manager, NSG, Folsom, CA (2009-2010)

Program managed two generations of SSDs (Solid State Drives). Led VST (Validation Steering Team) establishing direction and keeping Manufacturing, Validation, Firmware, Architecture, Quality Reliability Engineering, Marketing, and Hardware on track towards executing to program milestones. Managed Sys Debug team, driving all product defects and enhancements during development and post shipment stages by prioritizing program tasks and setting direction weekly for over 50 employees.

Reduced cycle time for validation testing by targeting product-specific testing based on next generation tracking database enhancements.

Fostered innovation by creating the next generation bug-tracking database enhancements to include critical data on Mean-Time-to-Failure, identify product skew failures and quantify minimum samples required.

Excelled at customer orientation by redefining organization’s bug classification process from tracking/prioritizing bugs based on difficulty level to fix bug to prioritizing based on customer’s need.

Reduced product testing costs and resources by over 50% by strategically target-testing software changes directly.

Results orientation evidenced by improving processes by instituting a new firmware and validation team code analysis, resulting in recurring reduced testing time and improved quality with new tests created specifically towards code changes.

Engineering Manager, PVE, Chandler, AZ (2006-2008)

Managed both Client/Server Chipset Silicon Validation Team and PVE lab resources in Chandler. Responsible for validating the Manageability Engine (ME) located in the Northbridge for Servers, Desktop, and WorkStation platforms. Challenged teams to work with board designers to create necessary debug hooks, incorporate cSPEC changes into test plans and to create the corresponding test scripts. Successfully managed team to be 100% ready for Power On (PO) in addition to uncovering various high risk bugs during PO that were fixed in later steppings of the silicon. Responsibilities included team schedule planning, budgets, focal, head count, equipment procurement as well as the ME stakeholder in the various program meetings. (VST, PDT, PVST, PEB, and SysDebug)

Directed Lab Management team supporting over 400 employees across 10 lab teams from several divisions. Team responsible for security, safety, access, inventory, purchasing, rework support, network support, facilities interface, lab maintenance, SLA and overall lab budgets.

Engineering Manager, MPSD, Chandler, AZ (2005-2006)

Defined, built and acquired resources to manage a brand new assembled embedded web server management

(WS-Man) development team resulting in releasing an interop version of WS-Man to Microsoft ahead of schedule despite seemingly insurmountable obstacles utilizing new technologies. Responsibilities: Focal (13 people), individual and team IMBOs, budget, engineering schedules, hiring (19 people in two months), terminating and suspending. Planned, provided resources for and directed activities to meet schedules, product IPA’s, standards, and cost. Cultivated and reinforced appropriate group values, norms and behaviors. Identified and analyzed problems, plans, tasks, and solutions. Provided guidance for employee development, performance and productivity issues for 13 direct reports across Intel sites. Worked with several organizations to motivate teams, define clear goals, objectives, and success criteria and obtain buy-in from all levels of the organization, influencing multiple groups to utilize our system test manager tool.

David Roy-Moder, pg. 2

Engineering Manager, MCPD, Chandler, AZ (2004-2005)

Successfully managed and led a server development team resulting in the on-time delivery of a PRD, SAS, HLDs, and System Test Manager (STM) software to the server/client validation and engineering teams. Built excellent internal cross-functional and external relationships with other division groups in Chandler, Oregon, Poland and Penang. Effectively balanced leading and managing a team of engineers, while interacting with these external world-wide groups to resolve technical issues encountered during the course of the STM development. Technical Lead Engineer, EID, Chandler, AZ (2001-2003)

Technical Team Lead/Architectural liaison for the software development and integration efforts of three key High Availability projects – the UCMI(Unified Chassis Management Interface) 0.8 Radisys/Ziatech implementation project, the UCMI 1.0 Radisys implementation project and the Granite Gorge HPI1.0 test project. Worked with SAF(Service Availability Forum) members defining HPI1.0. Education

Bachelor of Science in Electrical Engineering (Computer Emphasis), Marquette University, Milwaukee, WI

--Graduated with High Honors (Top 5%)

Masters of Science in Electrical Engineering (Completed Coursework – Thesis remaining), Marquette University, Milwaukee, WI



Contact this candidate