Electrical Engineer

Kiran Rana Stanford, CA 650-***-**** ********@********.***

My primary areas of interest and experiences are analog circuits, and digital and embedded systems. I am also interested in any software related opportunities, although my experience in this area is limited.

Proficient in Matlab C++ Embedded C

H-Spice & LT-Spice AutoCAD Cadence

Java Python HTML

JavaScript Microcontroller Programming (Arduino, AVR)

Education

Bachelor’s of Science degree in Electrical Engineering– Stanford University (To be conferred June 2015)

Coursework [Digital Systems Architecture, Green Electronics, Optics and Photonics, Advanced Analog IC Design,

Signal Processing, Analog Communications Design Lab & Digital Systems Lab]

Professional Experience

June 2014 – September 2014

Stanford University EE Department (Researcher, Stanford, CA)

• Designed and built a slip chip prototype using AutoCAD and laser printer to perform point-of-care dipstick urinalysis using a cell phone.

• Wrote Matlab script to recognize and give out time sensitive readouts and perform color processing on each dipstick pads to give results from the urine dipstick.

June 2013 – September 2013

Stanford University EE Department (Researcher, Stanford, CA)

• Designed, prototyped on breadboard, and constructed board level circuits for guitar phaser and flanger effect units using bucket brigade analog delay lines, and other analog circuits like all pass and reconstruction filters, timers, inverters, flip flops, oscillators and amplifiers.

• Made a low power TRF AM radio, regenerative AM radio, and one commercial super heterodyne radio from Ron Quan’s (my mentor during the REU program) book using a copper-clad board

Projects Experience

January 2015 – June 2014

Project 1: Sobel filter implementation – EE 180 : Digital Systems Architecture

Implemented a Sobel filter using two different ways: first, making a general pipelined processor and second, making a custom accelerator using Verilog on a Xilinx FPGA board

Project 2: Video Conferencing System - EE 109: Digital Systems Design Lab

Implemented a multipoint audio and video conferencing system via Ethernet using Altera Monitor program

Implemented a hardware accelerator for the Ethernet transmission using qsys and Quartus II in Altera FPGA boards

Project 3: Web tutorials for Medic Mobile in Nepal - CEE 177S: Engineers for Sustainable World

Designed and developed web tutorials for potential Medic Mobile users in Nepal using famo.us platform.

Involved in developing the animation slides and framework for the tutorials

January 2014 – March 2014

Project 1: 24.95 MHz narrowband FM transmitter and receiver

Designed, simulated, built, tested and characterized different stages of an FM transceiver including PLL, LNA, IF and audio filters, mixers, oscillators, power amplifiers and learnt to use lab equipment like spectrum analyzer, network analyzer for characterizing and impedance matching.

Project 2: Common Drain Feedback Amplifier using 0.18 m CMOS technology – EE214B: Analog IC design

Researched different topologies of feedback amplifier, and designed and simulated a feedback amplifier in H-Spice maximizing bandwidth and minimizing the noise spectral density using gm-Id design and closed-loop feedback techniques.

October 2013 – December 2013

Project 1: An optical-sensor circuit in H-Spice – EE 114: Analog Integrated circuit design

Designed and simulated a three stage differential amplifier circuit in H-spice and used Matlab simulation to optimize the circuit for minimum power and maximum gain and bandwidth.

Project 2: Stand-alone Inverter – Final project - EE 152: Green Electronics

Made simulation for a 1.8 kW stand-alone full bridge inverter in LT-Spice and built a working prototype of the inverter on a smaller scale using AVR microcontroller.

Project 3: Digital Synthesizer using Verilog – Final project - EE 108A: Digital Circuits

Implemented FSM and other Verilog modules for a digital music synthesizer to produce notes, and audio effects such as harmonics, echo and dynamics on a Xilinx FPGA board.

Contact this candidate