Post Job Free
Sign in

Engineer

Location:
India
Posted:
August 16, 2015

Contact this candidate

Resume:

SARAVANAN N

Email: *************@*****.***

Mobile: +91-904*******

Career Objective:

To get hold of a challenging career with a solid company utilizing the chance to offer proven and to utilize my knowledge and skills to contribute constructively to the company

Core Competency:

Good understanding of fundamentals of Transistors

Good knowledge of Verilog RTL coding

Good knowledge of Digital Design Concepts

Implemented a VLSI and/or embedded project during my undergraduate

Good working knowledge of Linux, and C programming

Work Experience:

Organization:

The New Indian Express Group (EPMLTD)

Designation:

Assistant Engineer (Linux Administration)

Duration:

Nov 2013 to Present

Education :

Degree

Discipline

Institute

University

Year of Passing

Aggregate

BE/B.Tech

Electronics & Communication

Oxford Engineering College

Anna University

2013

CGPA 7.41/10

Diploma

Electronics & Communication

MAR Polytechnic College

DOTE

2010

86.62 %

10th

SSLC

Bishop Heber Higher Secondary School

State Board

2007

82 %

CComputer Proficiency:

Operating System:

Windows Xp/7, Linux

Language:

C, C++, Verilog

Tools:

MsOffice, Mutisim, Xilinx, Quartus, Pspice, Cadence(Analog)

Field of Interest:

Digital Electronics, VLSI, Embedded & Computer Networks

Academic Projects:

Title:

Performance Evolution on Impact of Logic and Circuit Implementation of Full adder

Role:

Layout Designing and Report

Description:

Design and construct a layout of full adder circuit evaluate the impact of propagation delay, power and performance using post layout simulation in cadence tool (180-nm process). This project is design a three full adder circuits using split path data driven dynamic logic architecture. This adder is further deployed in ripple carry adder and multiplier design.

Tools Used :

Cadence, Virtuoso suite, Assura(for DRC & LVS check)

Title:

Wireless Based Railway Gate Control System

Role:

Testing

Description:

A mechanism to close the gate when the train is in vicinity, thereby preventing the accidents. The transmitter is fitted with the train which transmits the RF signal continuously. The receiver which placed near the gate detects the signal when the train reaches certain distance which can be programmed. Microcontroller is programmed to drive a mechanism to close the gate and raise an alert.

Tools Used :

Keil Compiler, Proteous

Achievements:

Class topper in polytechnic college

Personal Profile:

Name

:Saravanan N

Date of Birth

: 12/July/1992

Father Name

: Natarajan

Address

: 7a, N.N.Illam, 3rd street, John thoppu, Bharathiyar street,Trichy - 620002

Nationality

: Indian

Sex

: Male

Languages known

: Tamil, English

Declaration:

Hereby, I assure you that the above mentioned particulars are true to the best of my knowledge and I will be sincere and honest in my work.

Place: Trichy Signature

Date:

(SARAVANAN.N)



Contact this candidate