Post Job Free
Sign in

programming

Location:
India
Posted:
November 02, 2014

Contact this candidate

Resume:

BUDDA NAGENDRA REDDY

Email id: *****.************@***.**.** Mobile: +91-971*******

CAREER OBJECTIVE:

To work in a challenging environment which utilizes my knowledge, strengthens my technical

skills and thus contributing to the growth of the organization.

ACADEMIC PROFILE:

CGPA: 8.26(till 2nd sem)

M. Tech (VLSI Design):

University : Vellore Institute of Technology, Vellore.

Year of passing : 2015.

B. Tech (Electronics & Communication Engineering): Percentage: 80.6%

University : SV University, Tirupathi.

College : KSRM College of Engineering, Kadapa.

Year of passing : 2013.

Diploma: Percentage: 84.55%

Board : SBTET, Andhra Pradesh.

Branch : ECE

College : Govt.polytechnic College, Proddatur.

Year of Passing : 2010.

SSC: Percentage: 81.8%

Board : Board of Secondary Education, Andhra Pradesh.

School : Sarada High School, Proddatur.

Year of Passing : 2007.

AREAS OF INTEREST:

Digital Logic Design.

Digital IC Design.

Application Specific Integrated Circuit (ASIC).

Design for Testability(DFT)

TECHNICAL SKILLS:

Programming languages :C language

HDL Known :Verilog

Functional Verification Tools :NC- Sim (Cadence), Model-Sim, Altera Quartus II

Synthesis Tool :RTL compiler (Cadence)

Front end tool :Virtuoso (Cadence)

Back end tool :SOC encounter (Cadence)

Scripting Language :Basics of PERL

PROJECT DETAILS:

LOW POWER 64-POINT FFT/IFFT DESIGN FOR IEEE 802.11A WLAN

APPLICATION

Description:-

The main intention of this project is to reduce the power and area utilization of

Radix-2 FFT processor which is used for IEEE 802.11a WLAN application by using a

concept called pipelining and reduced multiplication algorithm.

Tools used: - XILINX, MODELSIM and CADENCE

DESIGN AND IMPLEMENTATION OF RADIX-2 RECONFIGURABLE FFT

Description:-

The main intention of this project is to reduce the hardware utilization of Radix-2

FFT processor by designing standard point FFT that works for any n value with a range

of 2 to 8.

Tools used:- XILINX, MODELSIM and CADENCE

ACHIEVEMENTS & EXTRA CURRICULAR ACTIVITIES:

Qualified in GATE 2013 with 96 percentile.

Shortlisted for D.R.D.O interview

Presented a poster on “Applications of Embedded Systems” at V.I.T University, Chennai.

PERSONAL PROFILE:

Father’s Name : B.Nageswara Reddy

Gender : Male

Nationality : Indian

Languages known : Telugu, English.

Permanent Address : House No: 3-56, S.uppalapadu,

Jammalamadugu, Kadapa. District, A.P - 516434.

29th august, 1992.

Date of Birth :

DECLARATION:

I hereby declare that the above mentioned details are genuine to the best of my knowledge.

Place: Chennai

[B.NAGENDRA REDDY]



Contact this candidate