Post Job Free
Sign in

Software Engineer Project

Location:
Philadelphia, PA
Posted:
February 04, 2014

Contact this candidate

Resume:

RUSHIK PANCHAL 215-***-**** ~ ***************@*****.***

**** * ********** ******, ********* 505, Philadelphia, Pennsylvania

19141

QUALIFICATIONS

Embedded Software Engineer, specialized in the design and implementation

of embedded systems. Expertise of programming that includes proficiency

in C, C++, Perl, Assembly, Verilog, VHDL and Linux operating system.

Experience of working on PIC32, ARM, MIPS, FPGA and Zynq SoC (System on

Chip). Proficient in executing simulations using Xilinx design tools and

experience of scripting in MATLAB and Simulink. Language skills in

English, Hindi and Gujarati.

RELEVANT PROJECTS

TEMPLE UNIVERSITY, Philadelphia, Pennsylvania 2012-2013

Xilinx Zynq AMBA Bus Transfers (Final Graduate Project, 2013, Temple

University)

? Established benchmark performance of Xilinx Zynq-7000 Extensible

Processing Platform and its AMBA bus for transfer of data out of the

ARM-9 processor of ZedBoard using UART as well as SD Card and JTAG

debugging.

? Implemented Bare Metal and Linux operating system, using C as a

conversational language and AXI as the AMBA bus interface, as well as

LED Duty Cycle using ZedBoard internal clock by making clock signal

available on FPGA.

Design of 32-bit Single Cycle MIPS Processor for Integers using Verilog

for FPGA (Introduction to Computer Architecture, 2013, Temple University)

? As part of project team, designed processor containing top module and

data path modules that executed one instruction at a time. All the

basic MIPS instructions were designed including branch, jump and

memory operation using Verilog behavior synthesis for FPGA.

Cache Memory Design using Verilog for FPGA (Advanced Processors, 2012,

Temple University)

? Designed two way set associative cache memory with a word length of 13

bits and total size of 256 words, main memory with 8-bit word length

and total size of 4,096 words and controllers using Verilog behavior

synthesis for FPGA.

Selective N Repeat Communications Protocol (Data and Computer

Communications), 2012, Temple University

? Developed and extension of the protocol in Embedded C, using Microchip

PIC32 controller board and Microchip IrDA stack and peripherals.

? Implemented infrared communications on PIC32 Ethernet Starter Kit and

I/O Expansion board with IrDA controlled by PIC Controller,

establishing asynchronous communications using a UART C header and

IrDA software stack.

EDUCATION AND TRAINING

TEMPLE UNIVERSITY, Philadelphia, Pennsylvania

Master of Science, Electrical Engineering (Embedded Systems

concentration), 2013

. GPA: 3.23/4.00

. 2012-2013 - Student Worker in Departments of Biochemistry and Anatomy.

SARDAR PATEL UNIVERSITY, A.D. PATEL INSTITUTE OF TECHNOLOGY

New Vallabhvidhya Nagar, India

Bachelor of Engineering, Electronics and Communication, 2011

HCL CDC INDIA

CCNA and Router Configuration, 2011



Contact this candidate