Resume

Sign in

C vhdl verilog digital Electronics

Location:
Badlapur, Maharashtra, India
Posted:
August 12, 2018

Contact this candidate

Resume:

YASH GAIKWAD Belavli Hill,

Jadhav Colony,

Badlapur West,

Thane 421503

897-***-****

CAREER OBJECTIVE EDUCATIONAL QUALIFICATION

Looking forward to undertake a position in industry in the areas of designing, programming, testing,

processing and supporting electronic system.

TECHNICAL SKILLS

Hardware modelling using Verilog, VHDL and

System Verilog.

Writing test bench using Verilog.

RTL verification (System Verilog).

Hardware prototyping using FPGA.

Languages known C, Verilog, and VHDL.

Tools known Modelsim, Xilinx ISE,

Cadence® Virtuoso®.

Knowledge in Python, Orcad, Proteus,

Linux basics.

KEY SKILLS

Interpersonal communication

Time management

Decision making

Strategic Thinking

Problem solving

Team Work

Effective Listening

P G Diploma in VLSI & Embedded Hardware

Design

NIELIT,Calicut

YOP - 2018

B.E in Electronics

YTIET, Mumbai University

YOP - 2017 - 6.83

Class XII

Birla College, Kalyan

YOP - 2013 - 66.83%

Class X

Rita Memorial School, Kalyan

YOP - 2011 - 95.45% (School Topper)

ACADEMIC PROJECTS

Self-Shrinking Generator using Galois

Implementation.

Tele-Remote using mobile using

STM32F103C8T6.

Tic-Tac-Toe game using Verilog.

Design and Synthesis of FIFO and PISO.

Iot based Waste Management.

WORKSHOP

Attended workshop on "Python Quick Start"

organised by NIELIT, Calicut.

TRAINING & OTHER ACTIVITY PERSONAL PROFILE

Training done at Omkar Electronics,Ambernath.

Training done at Shavison Electronics,

Ambernath.

State level player in Handball.

DOB : 19/12/1994

Nationality : Indian

Languages : English, Marathi and Hindi.

Interest : Sports, Music, movies,

Cycling, Talk on science & technology.

DECLARATION

I hereby declare that all the above furnished information is true to the best of my knowledge and I will be solely responsible for any discrepancy found in them. DATE : YASH R GAIKWAD



Contact this candidate