Post Job Free
Sign in

Professional Experience Project

Location:
San Jose, CA
Posted:
July 18, 2017

Contact this candidate

Resume:

Kiet Anh Ha

**** ********* **** ***** : (***) *** - 2170 (Cell)

San Jose, Ca 95116 E-mail: *********@*****.***

OBJECTIVE: To seek a challenge position as Sr. Layout Mask Designer.

PROFESSIONAL EXPERIENCE:

Sr. Mask Designer ACSIL INC, San Jose, California.

High Speed Mixed Signal ( February 2015 – June 2017 )

* In charge of multiple project. Project and Block involved Transceiver (TX), Receiver (RX),

VCO, Band Gap, Bias Circuit, Offset-DAC, Pad Ring, Logic Cells, Top Level Integration.

* Responsible for DRC, ERC, LVS, ANTENNA rule check, Metal Filling, using Caliber.

* Working on 0.65nm, 0.4nm, and 0.28nm CMOS Technology.

Sr. Mask Designer, NVIDIA CORP, Santa Clara, California.

High Speed Mixed Signal and I/O Group ( February 2008 - November 2014 )

* Working in Tegra GPU group. Completed layout High Speed different for tablet and

mobile in 14/16/20/28nm tech. Support and layout in I/O pads, perform layout technique

such as common centroid, inter-digitize, transistor, resistor and routing matching,

multiple voltage, noise immunity, latch up and ESD. Project and block involved such

as Op-amp, VCO, level, TXDAC, Bias, LNA, Pre-driver, RXVGA, TX Filter…

Sr. Mask Designer, SILICON IMAGE, Sunnyvale, California.

Mixed Signal RF Group ( January 2003 - February 2008 )

* Custom layout for RF mixed signal 60 GHz of wireless HD (.65nm, 40nm, 28nm).

Project Accomplish include Receiver (RX), Transmitter (TX), LNA/PA, Mixer, Lo,

logic cells, top level integration etc…Knowledgeable of layout techniques for device

matching, minimize parasistic, RF shielding, Power Bus arrangement.

Mask Designer, INTEGRATED CIRCUIT WORKS, San Jose, California.

Mixed Signal Group ( June 2000 - January 2003 )

* Experienced with C-MOS and Bi-CMOS & RF/Analog circuit. Duties included chip

planning, generate layout from schematic diagrams. Created primitive cells, and completed

Digital and Analog Mixed Signal/RF circuits. Block involved, Charge Pump, VCO, RamDac.

EDUCATION: AS Degree Electronic, De Anza College, Cupertino, California.

SKILLS: * Layout Tools: Mentor, Cadence, Virtuoso XL, Linux Operating Systems.

* DRC/LVS Tools: Caliber, Hercules, Assura.

PERSONAL: Hard working, Organized, Patient and Quick Learner.

.

REFERENCE: Available upon request.



Contact this candidate