Computer Science Network

Location:

Stanford, CA

Posted:

February 09, 2013

Contact this candidate

Resume:

We found ** results related to this asset

Document InformationType: Other

Total # of pages: 2

Avg Rating:

Price:

Free

Document Source

http://www.stanford.edu/~dub/personal/resume.pdf

Daniel U. Becker

Personal Data

Telephone: +1-650-***-****

Email: ***@********.***

Website: http://www.stanford.edu/~dub/

Education

Since 09/2007 Stanford University Stanford, CA, USA

Ph.D. Student, Electrical Engineering

Research focus on efficient router microarchitecture for networks-on-

chip (advisor: Prof. Dally)

Grade point average: 4.0

10/1999 – 06/2005 RWTH Aachen Aachen, Germany

Dipl.-Ing., Electrical Engineering

Diploma thesis: “Modeling networks-on-chip using deterministic and

stochastic Petri Nets” (advisor: Prof. Noll)

Cumulative grade average: 1.1

with honors

09/2002 – 06/2003 University of Washington Seattle, WA, USA

Visiting Graduate Student, Electrical Engineering

Grade point average: 3.9

08/1989 – 06/1998 Konrad-Adenauer-Gymnasium Meckenheim, Germany

Abitur

Cumulative grade average: 1.0

Publications

1. G. Michelogiannakis, N. Jiang, D.U. Becker and W.J. Dally, Packet Chaining: Efficient Single-

Cycle Allocation for On-Chip Networks, IEEE Computer Architecture Letters, 2011.

2. G. Michelogiannakis, D.U. Becker and W.J. Dally, Evaluating Elastic Buffer and Wormhole

Flow Control, IEEE Transactions on Computers, 60(6):896-903, 2011.

3. D.U. Becker and W.J. Dally, Allocator Implementations for Network-on-Chip Routers. In

Proceedings of the 2009 ACM/IEEE Conference on High Performance Computing,

Networking, Storage and Analysis.

4. H. Blume, T. von Sydow, D. Becker and T.G. Noll, Application of Deterministic and Stochastic

Petri Nets for Performance Modeling of NoC Architectures, Journal of Systems Architecture,

53(8):466-476, 2007.

5. H. Blume, T. von Sydow, D. Becker and T.G. Noll, Modeling NoC Architectures by Means of

Deterministic and Stochastic Petri Nets, In Proceedings of the 5

International Workshop on

Systems, Architecture, Modeling and Simulations, 2005.

1 in American 4-point grade system (scale from 4 to 1, where 4 is the best possible grade)

2 in German grade system (scale from 1 to 6, where 1 is the best possible grade)

Page 1

Page 2 »

Related Items

Loading related materials...

Related ContentsIndeed, embedded computing is more readily defined by what it is not (it is not generic application software executing on the main CPU of a desktop computer) than what it is. Embedded CPUs comprise the vastction network. In this paper, we present Orion, a network power-performance simulator where users can plug-and-play router and link components to form myriad network fabrics, run different communica- 2Thisstandard network applications and basics of network security, network utility software, and configuring local area networks in a popular operating system. CS 01395: Topics in Computer Science 1 to 4 s.h. C.2 [COMPUTER-COMMUNICATION NETWORKS]: Net- work Architecture and Design General Terms Algorithms, Design, and Performance Keywords Networks-on-Chip, virtual channel, and greedy heuristics 1. INTRODUCTIONtasks of network design and embeddedsoftware development. This includes concise capturing of the interconnection networkarchitecture together with the embeddedsoftware, cosimulation of the architectureMember, IEEE, Narayanan Sadagopan, Student Member, IEEE, Bhaskar Krishnamachari, Member, IEEE, and Ahmed Helmy, Member, IEEE AbstractWedevelop a detailed approach to study how mobility impacts the performanceFPGA-based Simulator for Datacenter Networks Zhangxi Tan Computer Science Division UC Berkeley, CA ****@****.********.*** Krste Asanovic Computer Science Division UC Berkeley, CA *****@****.********.*** Davidanalytical network model or on training that is performed by an existing cycle-accurate networksimulator. In the lat- ter case the networksimulator can be used for o ine or online training. In o ine trainingusing a networksimulator, NS2. Some of these attacks are launched in an ad-hoc network and the others are tested in an infrastructure network. Accordingly, data are collected; preprocessed and fuzzy rules

12-wese2005 (Salewski)

Chair of Computer Science XI, RWTHAachenUniversity, 52074 Aachen, Germany (surname)@informatik.rwth-aachen.de Since reconfigurable hardware (CPLD/FPGA) has blurred the gap between hardware and softwarecontention. IEEECOMPUTERARCHITECTURE LETTERS, VOL. 8, NO. 1, JANUARY-JUNE 2009 21 Authorized licensed use limited to: Univ of Calif San Diego. Downloaded on August 10, 2009 at 16:40 from IEEE Xplore. ReIrregular Network-on-Chip Jason Cong, Chunyue Liu, Glenn Reinman Computer Science Department, University of California, Los Angeles Los Angeles, CA 90095, USA {cong, liucy, reinman}@cs.ucla.edu ABSTRACTstandard network applications and basics of network security, network utility software, and configuring local area networks in a popular operating system. CS 01395: Topics in Computer Science 1 to 4 sing a NetworkSimulator Michael Bauer Nan Jiang Department of Computer Science StanfordUniversity fmebauer, njiang37 *@********.*** Abstract In the context of the current multicore revolution, the needElectrical and Computer Engineering, The University of Texas at Austin Department of Computer Sciences, The University of Texas at Austin ******@**.******.*** Abstract Microarchitecturally integrated on-chip networksfor On-Chip Networks John Kim, James Balfour, and William J. Dally Computer Systems Laboratory StanfordUniversity, Stanford, CA 94305 {jjk12, jbalfour, dally}@cva.stanford.edu Abstract With the trend towardsthat on-chip networks can consume up to 36% of the total chip power, while analysis of network traffic reveals that for extended periods of execution time, network load is well below the network capacityTerascale chip [2] and 40 percent of the MIT RAW chip [3]. Compared to off-chip networks, wires are available in abundance in the on-chip environment, while buffer cost is more significant [1]. Buffers areRouter Architecture for On-Chip Networks Jongman Kim Chrysostomos Nicopoulos Dongkook Park Vijaykrishnan Narayanan Mazin S. Yousif Chita R. Das Dept. of CSE, The Pennsylvania State University CorporateFramework for EmbeddedSoftware Development Stefan Kraemer, Lei Gao, Jan Weinstock, Rainer Leupers, Gerd Ascheid and Heinrich Meyr Institute for Integrated Signal Processing Systems RWTHAachenUniversity, GermanyRecommended CoursesRecommended Textbooks

Educational Psychology: A Problem-Based Approach

Multiple Intelligences: Best Ideas from Research and Practice

Learning Ace is not sponsored or endorsed by any college or university.

Contact this candidate