Post Job Free
Sign in

Engineer Software

Location:
Gilbert, AZ, 85233
Posted:
June 15, 2010

Contact this candidate

Resume:

Meenakshi Matai

*** * ******** **, *******, AZ - 85233

520-***-****, ******@*****.***

Objective:

To work in the field of signal processing and software development that

provides a dynamic learning environment and applies fast growing technology

towards making things better, faster and convenient.

Experience:

Senior DSP Engineer

October 2005 to date

Acoustic Technologies Inc., Mesa, AZ

. Responsibilities include system architecture/ software development for:

o SoundClear , a hands-free audio processing application

o Zounds , a DSP based hearing aid system

. Roles:

o Algorithm Development and design:

. Designed DSP algorithms for audio filters, compression, echo and

noise cancellation, LMS filters, beam forming, equalizers, etc. and

control strategies using digital signal processing theory.

o Embedded Code Development: Implemented various DSP algorithms in fixed-

point C for different word lengths and precisions and compared

performance with floating point, with optimized system architecture.

o Debugging/ Optimization: Extensively involved in software debugging and

optimization for memory and speed, while working with a systematic bug

tracker.

o Validation and Testing: Used MATLAB, SIMULINK, GUIDE, s-functions and

designed test-benches extensively to model and simulate algorithms

followed by regression test scripts for system toplevel and block

level.

o Integration: Integrated DSP assembly language code, host software APIs

and GUI.

o Customer Support: Interacted with customers, assisted in development,

integration, tuning, testing with hardware/ software teams.

o Tools Development and design:

. Developed a GUI for a parametric equalizer using MATLAB.

. Been part of a team that re-hauled, re-developed, designed and

implemented the system API.

o Specification Definition/ Documentation:

. Responsible for writing detailed functional specifications, product

requirements and detailed descriptions for various blocks of the

system.

. Moderated and been part of several design, architecture, document

and code reviews.

o Porting:

. Ported various DSP algorithms in 100% assembly for CSR BCx and multi

processor Gennum Voyageur platforms, with extreme constraints on

time, memory and power, while maintaining performance at par with

fixed-point C-code.

. Ported time critical algorithms to TI C55 assembly, while

maintaining bit-for-bit compatibility with fixed point C-code.

o Tuning: Responsible for fine-tuning and tweaking algorithms and the

system to suit high volume mass-production consumer requirements.

o Lab work: Worked hands-on in the lab with customer products like

hearing aids, headsets, navigation devices, car kits to test and

evaluate performance using artificial ears, KEMAR, Audio precision

analyzers, anechoic chambers, 2-cc couplers, HAT box, GRAS amplifiers,

etc.

o Training: Conducted training sessions for customers in SIMULINK, system

integration and verification.

o Recruitment: Involved in interviewing candidates and providing support

and training to new team members as needed.

DSP/ Embedded Systems Engineer

March 2004 to October 2005

Signalogic Inc., Dallas, TX

. Digital Signal Processing algorithm design/ simulation- developed audio

equalizers with variety of filters - parametric, shelf, and graphic

equalizers.

. Integrated DSP assembly language, source-code related to host software,

Visual Basic GUI and DSP Hardware devices (DSP, C, host APIs, drivers, VB

GUI), for math/DSP library routines.

. Worked on speech modeling and feature extraction theory for VoP system

using very low bitrate Speech codec/ compression using MELP (Mixed

Excitation Linear Prediction) and G.72x codec.

. Fixed-point Real time implementation and verification, Testing and Debug

on TI's C54 devices, SigC54xx-PC/104 Embedded Multiple DSP and I/O Card

using multi-channel sigma-delta SigSD4 audio module for communication,

digital I/O RS-422 Interface and JTAG debug headers

. Worked on optimizing PC layout and voltage layer stack-up, preparation of

Bill of Materials (BOM).

. Meeting customer needs and specifications, providing periodic Technical

Documentation, updates, directions, feedback and technical support.

Research Assistant August 2001 to

December 2003

Laboratory for Advanced Subsurface Imaging, University of Arizona

. Masters' Thesis completed at Superior level

. Used Model Based Parameter Estimation to determine a wideband response

from narrowband measurements of the earth using Ground Penetrating Radar

. Developed/ debugged DSP algorithms for compression/ de-compression of

subsurface images

. Developed filter models to simulate earth's response and performed

numerical data analysis

. One of only two people working on this NSF funded project at the

University of Arizona, Tucson

Applied Research/ Development May 2002 to

November 2002

Dept. of Renewable Natural Resources, University of Arizona

. Used DSP based acoustic telemetry to recognize and monitor foraging

behavior of mule deer

. Developed and implemented a recognition method based on formant frequency

analysis

. Integrated work with the Arid Lands' Institute, Israel, University of New

Mexico and University of Arizona

Papers:

M. Matai, B. Sternberg, S. Dvorak, "Synthesis of wideband response from

narrowband measurements using MBPE", December 2003.

A. Chandra, M. Matai, D. Raghavan, S. Sashibushan, "Digital Audio

processing: A progressive View". IEEE Student Chapter, September 1999.

Discusses audio processing as applied to CD technology, audio formats,

coding, MPEG and DOLBY. The paper was ranked 4th of the 50 submitted.

Technical Skills:

Software Languages: C, Microsoft Visual Studio

Assembly Languages: CSR BCx SDKs, Texas Instruments TMS320C54xx/55xx Code

Composer Studio,

Gennum Voyageur GUIDE, Intel

8085/8086

Packages: MATLAB R13, SIMULINK, GUIDE, CoolEdit, MathCAD 2000

Professional

Configuration Management: Microsoft Visual SourceSafe, Tortoise SVN

Documentation: MS Visio 2000, MS Office

Hardware Design: ORCAD Capture 9.2, Allegro Physical Viewer

OS: Windows 2k/9x/NT/XP, Flavors of Unix,

Solaris, DOS

Web Skills: HTML

Education: Master of Science, Electrical & Computer Engineering

Cumulative GPA: 3.78/4.0

University of Arizona, Tucson, AZ December

2003

Bachelor of Engineering, (Electronics) Cumulative

GPA: 3.85/4.0

University of Mumbai, India July

2001

References

Available on Request



Contact this candidate