Post Job Free
Sign in

Engineering Supervisor

Location:
Pasadena, CA, 91107
Posted:
June 13, 2010

Contact this candidate

Resume:

Kaveh Hosseini

Electrical Engineering Department, Caltech, 1200 E. California Blvd. Pasadena, CA USA, 91125, MC 136-93

Contact number: +1-626-***-****,

Email: ********@*******.***

Current Position: Postdoctoral Scholar (Circuit Research and Design), California Institute of Technology (Caltech), California, USA, Sep 2009-Sep 2010.

Education

Ph.D., Microelectronic Engineering, degree awarded: June 2009

• University College Cork (UCC), Ireland, Oct. 2005 – June 2009

• Supervisor: Prof. M. Peter Kennedy (*****.*******@***.**)

• Visiting Scholar : University of California, Davis, 09/2007 – 09/2008

M.S., Electronic Engineering, Sharif University of Technology, Tehran, Iran, 09/02 – 12/04.

B.S., Electronic Engineering, University of Tabriz, Tabriz, Iran, 09/98 – 09/02 (rank=3/120).

Patent

• K. Hosseini and M.P. Kennedy, “A Sigma-Delta Modulator”, Irish Patent Number: NATI82/P/IE, October 4, 2006 (filed).

Projects

• Designed two chips in the ST’s 65 nm CMOS Technology. The first chip implements a technique for reducing gain variation in two low-power single-stage amplifiers designed for the front end of a bio-implant chip. The second chip implements another idea to reduce the DC biasing as well as gain variation in the two single stage amplifiers. The main source of variation is considered the process variation. These were done at Caltech.

• Studied the effect of nonlinearity on the spectrum of Delta-Sigma Modulators in UC Davis. The results of this work have been accepted for publication in IEEE TCAS I.

• Worked on minimizing spurs in delta-sigma modulators for fractional-N frequency synthesizer applications, for my PhD thesis. Published three journal articles (IEEE TCAS I and II), filed one patent and presented in two international conferences in Italy (2006) and France (2007).

• Designed and implemented a charge-coupled device (CCD) readout system (built the PCB) for optical emission spectroscopy (OES) of plasma for semiconductor FAB applications while studying in Sharif University of Technology.

• Designed and implemented a high resolution capacitance measuring system for industrial tomography applications for my undergraduate

Selected Publications

• K. Hosseini and M.P. Kennedy, “Maximum Sequence Length MASH Digital Delta Sigma Modulators”, IEEE Trans. on Circuits and Systems I, Vol. 54, Issue 12, pages: 2628-2638, Dec. 2007.

• K. Hosseini, M.P. Kennedy, S.H. Lewis and, B.C. Levy, “Prediction of the Spectrum of a Digital Delta-Sigma Modulator Followed by a Polynomial Nonlinearity,” to appear in IEEE Transactions on Circuits and Systems I, 2010.

• J. Frounchi, A-R Bazzazi, K. Ebnabbasi, and K. Hosseini, “High-Speed Capacitance Measuring System for Process Tomography”, In Proc. 3rd World Congress on Industrial Tomography, pages: 853-857, Banff, Canada, Sept. 2002.

• For full list of publications visit http://www.its.caltech.edu/~hosseini/

Honors and Awards

• Awarded the Outstanding Doctoral Research Publication Award by Microelectronic Industry Design Association (MIDAS Ireland) for the paper: “Maximum Sequence Length MASH Digital Delta-Sigma Modulators”, 2007.

• Awarded integrated circuits student design prize, Analog Devices, Ireland, 2007.

• Awarded University College Cork–University of California Exchange Scholarship in 2007.

• Ranked 78th by Iranian Ministry of Science, Research and Technology out of 13750 regional accepted math students in the entrance exam (Konkoor) for undergraduate studies, 1998.

References

My PhD supervisor: Prof. M. Peter Kennedy (*****.*******@***.**), Office of Vice-President for Research Policy and Support North Wing - Main Quadrangle University College Cork Telephone: +353-**-*******



Contact this candidate