Post Job Free
Sign in

Design Engineering

Location:
Rolla, MO, 65401
Posted:
September 28, 2010

Contact this candidate

Resume:

Vikram Reddy Surendra

*** * **** ** ? Rolla, MO 65401 ? ************@*****.*** ? (913) 952-

8836

Objective

EXPERIENCED, EDUCATED AND PUBLISHED ENGINEERING PROFESSIONAL WITH AN

IMPRESSIVE TRACK RECORD OF EXPERIENCE, ACADEMIC EXCELLENCE, AND

PUBLICATIONS, SEEKING AN ENTRY-LEVEL POSITION IN THE AREA OF COMPUTER

ENGINEERING FIELD.

Education

MASTER OF SCIENCE, COMPUTER ENGINEERING JULY 2010

Missouri University of Science and Technology, Rolla, MO

. GPA 3.625/4.0

Relevant Course Work:

. Communication Systems II, Digital Control Systems, Wireless Networks,

Network Performance Analysis, Fault-Tolerant Digital Systems,

Introduction to Computer Architecture, Introduction to VLSI Design,

Digital Logic, Technical Writing, C++and Object Oriented Programming.

BACHELOR OF TECHNOLOGY, Electronics and Communication Engineering June

2008

Pondicherry University, Pondicherry, India

. GPA 7.9/10.0

Relevant Course Work:

. Linear and Digital Control Systems, Digital Communication, Digital

Signal Processing, Electromagnetic Waves and Waveguides, Optical and

Microwave Engineering, Information Theory and Coding, Antennas and Wave

Propagation, Spread Spectrum Communication, Telecommunication and

Switching Networks, Computer Communication Networks, Satellite

Communications, Networks and Transmission Lines, Signals and Systems,

Microprocessors and Microcontrollers, System Design Using Integrated

Circuits, Programming in C.

Technical Skills

. SOFTWARE PACKAGES: MATLAB, NETWORK SIMULATOR-2, ELECTRONIC WORKBENCH,

LABVIEW

. HDL: VERILOG, VHDL

. MENTOR GRAPHICS TOOLS: IC STATION, DESIGN ARCHITECT, ACCUSIM, ESIM

(ELDO)

. OPERATING SYSTEMS: LINUX (FEDORA, UBUNTU), UNIX (SOLARIS, HPUX),

WINDOWS(WIN2003, XP)

. PROGRAMMING & SCRIPTING LANGUAGES: C, C++, JAVA, BASH, 8085 ASSEMBY

LANGUAGE, PYTHON, PERL

. MICROSOFT OFFICE PACKAGE: WORD, EXCEL, POWERPOINT, VISIO

PROFFESIONAL EXPERIENCE

MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY, ROLLA, MO AUGUST 2008-

PRESENT

Graduate Research Assistant

Involved in the design and study of Distributed Beamforming methodology

using a RF Scattering Network.

. Developed novel RF beamforming methodology which employs passive RF

devices located between transmitter and receiver that can change their

impedance to reduce or improve the scattering effect.

. Developed and tested RF devices with different antenna orientations at

ISM frequencies for multi-hop operation.

. Proposed scheme can be implemented in multiple potential applications

including passive RFID systems.

Academic Projects

DESIGN AND DEVELOPMENT OF MULTI-HOP RADIO FREQUENCY IDENTIFICATION SYSTEM

(RFID)

. Developed a secure architecture for multi-hop communication in RFID

system consisting of passive tags. Designed RF tags with required

sensitivity levels, developed equations for calculation of distances,

number of hops and connectivity by using appropriate modulation

techniques for the communication

Design of passive RFID transmitter at ISM frequency

. Designed the circuitry of passive RFID transponder at 2 GHz

operational frequency. Tested and studied the working of the

transmitter in a passive RFID enviironement with a reader using the

network analyzer and oscilloscope and the simulation tools.

Complete Design of Universal Asynchronous Receiver and Transmitter (UART)

. Designed transmitter portion of 8-bit UART developed in Verilog and

simulated using Modelsim. Synthesized code to generate hardware design

using Leonardo spectrum. Laid out basic modules such as AND, OR, and D-

FF, then laid out final UART model. Performed and verified post-layout

simulations using ELDO.

Design of RAM Based FIFO Unit

. Designed and implemented FIFO control unit and RAM modules in VHDL;

performed simulations to compare the control unit with synthesized

design; laid out entire FIFO using IC station tool, analyzed power and

delay using ELDO tools.

Design and Performance Analysis of Asynchronous Arbiter

. Designed a 4X1 arbiter using both synchronous and asynchronous design

techniques and compared their performances using the four performance

parameters: frequency, power, latency and throughput. Developed the

arbiter using Verilog and tested with Xilinx FPGA Toolkit.

Design and Development of Software for Coffee Vending Machine using C++

. Designed the software to control the coffee vending machine. Produced

the artifacts for the system such as use cases, conecptual model,

colloboration diagram. Implemented the design using C++and tested it

for various user scenarios.

Publications

"MULTI-HOP FRAMEWORK FOR BATTERY-LESS DEVICES USING PASSIVE RF

COMMUNICATION", VIKRAM REDDY SURENDRA, MACIEJ ZAWODNIOK, IEEE GLOBAL

COMMUNICATIONS CONFERENCE, MIAMI, FLORIDA, DECEMBER 2010

"Distributed Beamforming Using a Scattering Network", Vikram Reddy

Surendra, Maciej Zawodniok, The Eighth Annual IEEE International Conference

on Communication Networks And Services Research, Montreal, Canada, May

2010.

"Distributed Beamforming Using a RF Scattering Network", Vikram Reddy

Surendra, Maciej Zawodniok, IEEE Transactions on Antennas and Propagation,

2010. (Submitted)

Academic Achievements and Honors

. PRESENTED MY RESEARCH PAPER TITLED "DISTRIBUTED BEAMFORMING USING A

SCATTERING NETWORK" AT IEEE CNSR CONEFERENCE, MONTREAL, CANADA.

. Recipient of "Certificate of Merit" from State Government of Andhra

Pradesh for excellence in education during the two years of

intermediateigh school education.

. Scored in 84th percentile in Graduate Aptitude Test in Engineering

(GATE), 2007



Contact this candidate