| Distance: | Job alert | Jobs 291 - 300 of 1180 |
FVCTO - Formal Verification Specialist
Intel
–
Rollingwood, TX, 78716
... Engineering, Computer Engineering, Computer Science or a related field with 4 years relevant experience or schoolwork Experience in the following: RTL languages like System Verilog or VHDL Assertion languages like SVA, formal verification. ... - Jul 23
Ethernet Design and Verification Engineer
ThunderSoft
–
India
... Strong coding with Verilog and SystemVerilog 2. Good knowledge of AHB,AXI, AMBA protocol, exp in Ethernet 3. Many experiences with sequence creation, functional cover groups and assertion coding. 4. Strong C/C++ software development experiences 5. ... - Jul 26
Senior Staff CPU Register-Transfer Level Design Engineer
Google
–
New Taipei City, Taiwan
... + 10 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. + Experience with RTL language (System Verilog) and related design processes (e.g., Lint, UPF). Preferred ... - Jul 11
Senior Specialist, Electrical Engineering (FOS)
L3Harris
–
Cincinnati, OH, 45208
... Experience with schematic capture and/or board layout utilities (Altium, PADS, etc.) Experience in Software Development (C#, VB, .NET, LabVIEW, etc.) Experience in microcontroller and CPLD/FPGA Firmware Development (Embedded C, Verilog, etc.). ... - Aug 03
RTL Design Engineer
ACL Digital
–
Bengaluru, Karnataka, India
... Experience: 4 - 5+ Years Location: Bangalore / Hyderabad Looking: Immediate to 20 days Hiring RTL Design Engineer Strong experience in RTL Design using Verilog/System Verilog Exposure to complex SoC/ASIC design and integration Hands-on with ... - Jul 09
ASIC Design Engineer
NVIDIA
–
Santa Clara, CA
... 3+ years of relevant proven experience and a background in logic design, Verilog and/or System-Verilog with a deep understanding of physical design and VLSI. Experience with multiple clock domains and asynchronous interfaces. Exposure to Digital ... - Jul 28
Emulation/Post-Si Validation Engineer
Tenstorrent
–
Austin, TX
... Palladium, Veloce, ZeBu, HAPS, custom FPGA emulation solutions) Programming in Verilog, System Verilog Experience with industry standard testbench methodology, assertions, coverage Debug tools or waveform viewers. Compensation for all engineers at ... - Jul 25
Mixed Signal Verification Engineer
Anrgi Tech
–
Industry, TX, 78944
... verification Knowledge in Mixed Signals dynamic Verification using chip digital design tools [no AMS] Experience in Verilog/SystemVerilog coding Experience in Virtuoso Schematics tools Basic knowledge in Analog design Preferred Qualifications ... - Jul 29
Engineering Program Manager
Teledyne
–
Carol Stream, IL, 60122
... Help define logic architecture of various blocks of the design using Verilog and verify their block level functionality through simulation. Ensure different disciplines (local and overseas) are synchronized and driving to a common goal. Own NPI ... - Jul 16
FVCTO - Formal Verification Senior Engineer
Intel
–
Hillsboro, OR
... with 3 years relevant experience or schoolwork OR PhD in Electrical Engineering, Computer Engineering, Computer Science Experience in the following: + RTL languages like System Verilog or VHDL + Assertion languages like SVA, formal verification. ... - Jul 14