TekWissen ®
–
Canada
... UVM Strong background in ASIC Design flow and Design Verification Knowledgeable with PTPX and Power Artist Experienced with Verilog, System Verilog, C and C++ Strong with scripting languages such as Perl, Ruby and Python Strong analytical skills and ... - Apr 24