| Job alert | Jobs 41 - 50 of 51 |
Applications Engineering, Staff Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... Keep abreast of the latest ASIC/SoC design flows and EDA tools Be a consultant with customers to help resolve IIP integration challenges including simulation, synthesis, floorplan, STA, DFT, silicon bring-up, etc. Provide integration training and ... - Jun 05
Sr. Design Manager DFT
L&T Semiconductor Technologies
–
Bengaluru, Karnataka, India
... Candidate must be proficient with STA, PDN, PDV, Logic ECOs and Chip Sign-off Must be proficient on low power implementation techniques. Strong communication skills (written and verbal), problem solving, teamwork, attention to detail, commitment to ... - Jun 09
SOC Design Engineer
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... - Experience with synthesis, DFT, FV, and STA. - Familiarity with protocols like AHB, AXI, ACE, and CHI is desirable. - Hands-on experience in multi-clock designs and asynchronous interfaces. - Ability to define microarchitecture specifications and ... - Jun 05
Principal Engineer, Physical Design
Analogdevices
–
Sadduguntepalya, Karnataka, 560029, India
... STA Lead, responsible for constraints generation, STA setup, analysis and ECO generation who has sound working knowledge in PT/tempus STA setup environment with low power aware implementation methodology knowhow. For positions requiring access to ... - May 29
Processor Subsystem Architect
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... and RTOS Must have working experience on DFT (scan, mbist), DFD (debug/trace), synthesis/STA Must be able to review microarchitecture, RTL, CDC/RDC/Lint reports, performance/timing/power reports and debug, resolve issues in execution very quickly. ... - May 28
SOC Design Engineer
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... - Experience with synthesis, DFT, FV, and STA. - Familiarity with protocols like AHB, AXI, ACE, and CHI is desirable. - Hands-on experience in multi-clock designs and asynchronous interfaces. - Advanced knowledge of low-power techniques and tools ... - Jun 05
Applications Engineering, Sr Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... PrimeLib’s innovative technologies utilize embedded gold reference SPICE engines to provide a characterization speed up of advanced Liberty™ models used by PrimeTime static timing analysis (STA) to accurately account for effects seen in ultra-low ... - Jun 14
SOC Design Engineer
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... - Experience with synthesis, DFT, FV, and STA. - Familiarity with protocols like AHB, AXI, ACE, and CHI is desirable. - Hands-on experience in multi-clock designs and asynchronous interfaces. - Advanced knowledge of low-power techniques and tools ... - Jun 07
Applications Engineering, Staff Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... Key Qualifications Synopsys STA tool, PrimeTime experience and knowledge are required Knowledge of timing corners/modes, process variations and signal integrity related issues are required Familiarity with synthesis, Physical design, extraction and ... - Jun 07
Applications Engineering, Staff Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... - Familiarity with frontend synthesis tools (Fusion Compiler/Design Compiler), STA (PrimeTime), and physical verification (ICV or similar tools) preferred. Inclusion and Diversity: At Synopsys, we value inclusion and diversity. We consider all ... - May 28