| Distance: | Job alert | Jobs 61 - 70 of 407657 |
Substrate IC Package Layout Design Engineer
Etched
–
San Jose, CA
... Job Summary As a Substrate IC Package Layout Design Engineer you will be responsible for the end-to-end design of complex IC substrate packages, supporting high-power consumption and high-speed signaling. The ideal candidate will have extensive ... - Sep 28
Compiler Code Gen Engineer
Lemurian Labs
–
Santa Clara, CA
... About the Role We're looking for a Compiler Code Generation Engineer to design and build the core code generation capabilities inside our high-performance, portable AI compiler. This is a foundational engineering role where you'll work directly on ... - Sep 28
Compiler Optimization Engineer
Lemurian Labs
–
Santa Clara, CA
... looking for a Graph Optimization Compiler Engineer to own the middle tier of our AI compiler stack — the layer where high-level model graphs are transformed, simplified, and made ready for efficient code generation. You'll design and implement the ... - Sep 28
Principal Packaging Engineer, Optical Interfaces
nEye Systems
–
Santa Clara, CA, 95053
Principal Packaging Design Engineer nEye.ai, a well-funded optical switch startup, is poised to revolutionize the future of data centers. nEye's MEMS-based silicon photonics optical circuit switches (OCS) eliminate critical bottlenecks in AI ... - Sep 12
Analog Layout Engineer
TetraMem - Accelerate The World
–
San Jose, CA
... Analog Layout Engineer to join our team. The Analog Layout Engineer will be responsible for designing and implementing analog and mixed-signal layout designs for integrated circuits. This role requires a strong understanding of analog design ... - Sep 21
Product Quality Engineer
Etched
–
San Jose, CA
150000USD - 225000USD per year
... We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill ... Job Summary Etched is hiring a Product Quality Engineer based in the US to ensure robust quality systems across our ... - Sep 28
CAD Coordinator - Transportation Engineer 3
State of Connecticut
–
Newington, CT
108373-152572 per year
... THE ROLE Transportation Engineer 3's in the Digital Delivery Technology unit support the development of projects and initiatives that enhance the safety, capacity, and efficiency of Connecticut’s transportation system. You will provide design ... - Sep 21
CAD Engineer Intern
Astranis
–
San Francisco, CA
... Engineer. If you have already graduated from a four-year university, please apply to be an Associate Engineer. Role Model and draw components, structures, and manifolds for the spacecraft and its supporting structures Maintain and improve our design ... - Sep 25
Senior MEMS Design Engineer
nEye Systems
–
Santa Clara, CA, 95053
Senior Mems Design Engineer nEye.ai, a well-funded optical switch startup, is poised to revolutionize the future of data centers. nEye's MEMS-based silicon photonics optical circuit switches (OCS) eliminate critical bottlenecks in AI processing by ... - Sep 11
Mechanical Associate Engineer
Astranis
–
San Francisco, CA
... Mechanical Associate Engineer (Spring 2027) Associate Engineer positions typically last for twelve weeks, and are salaried ... Role Work together with the engineering team to design, build, and test satellite hardware and/or software Requirements Have ... - Sep 25