| Job alert | Jobs 1 - 10 of 1547 |
Senior FPGA Design Engineer - RTL / Verilog / Prototyping
USA Tech Recruitment
–
San Jose, CA
Senior FPGA Design Engineer - RTL / Verilog / Prototyping We are partnered with a leading semiconductor company in the US working on cutting edge next generation AI Hardware looking to expand their team in the US with a Senior FPGA Design Engineer ... - Jun 18
ASIC Verification Engineer- UVM / RISC-V / System Verilog
European Recruitment
–
San Jose, CA
ASIC Verification Engineer- UVM / RISC-V / System Verilog We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to ... - Jun 19
Hardware Development Co-Op
Cns P&E Ipt Sm Cncs %28L05%29
–
United States
... tools & techniques Experience in digital design, schematic capture and PCB layout design tool Knowledge of FPGA design methodologies including VHDL, Verilog, or System Verilog Experience with FPGA vendor tools Arduino and/or Raspberry PI Experience - Jun 13
Senior ASIC Design Verification Engineer
Sansom Consulting
–
San Jose, CA, 95101
... and verification Ambitious and dedicated Good interpersonal skills Solid knowledge and strong experience of System Verilog, UVM, and C/C++ Experience with building abstraction layered and reusable verification testbench infrastructure Working ... - Jun 08
FPGA Design Engineer
Engineered Staffing Solutions
–
Bohemia, NY, 11716
... Responsibilities: Design and Development: Develop and implement FPGA designs using VHDL/Verilog. Perform simulation and verification of FPGA designs. Optimize FPGA designs for performance, area, and power consumption. Testing and Validation: Conduct ... - Jun 18
Verification Engineer - System Verilog/UVM
Troy Consultancy
–
Koramangala, Karnataka, 560034, India
Job Summary : We are seeking a skilled Verification Engineer with 3-7 years of experience in SV/UVM methodology to join our team. The ideal candidate will be responsible for developing testbenches for non-volatile memory (NVM) IP, creating agents... - Jun 20
ASIC Engineer
Juniper Networks
–
Sunnyvale, CA, 94089
... Develop block level verification environment using Universal Verification Methodology (UVM) and System Verilog. Part-time telecommuting allowed. $184,000/yr. - $211,200/yr. Email res (must reference Job Code #111268) to . - Jun 18
Sr Flight Software-Embedded Firmware Engineer
Psionic
–
Hampton, VA, 23666
... Skills: Experience developing software code for flight systems using C, C+ and C++ Experience with Xilinx Ultrascale+ series of FPGAs Demonstrated HDL coding experience with Microsemi, Xilinx and/or Intel (Altera) FPGAs using either Verilog or VHDL. ... - Jun 21
Principal Electrical Engineer - Medical Device
DeBellis Catherine & Morreale - Corporate Staffing
–
Buffalo, NY
... Development of FPGA code and logic design concepts (Especially Verilog) and FPGA architecture and toolchains (Especially Lattice). Understanding of ESD protection principles and processes. PCB layout skills and CAD tools (Especially Altium). ... - May 29
Analog / Mixed-Signal Design Engineer
Mojo Vision
–
Saratoga, CA, 95071
... Experience in Verilog/System Verilog logic design, including test bench development and modeling for mixed-signal blocks. Working experience with lab characterization and equipment to evaluate the prototype unit to the design specification. ... - Jun 18