| Job alert | Jobs 51 - 60 of 143 |
Senior Memory Controller Verification Engineer
NVIDIA
–
Santa Clara, CA, 95051
... Background with System Verilog and UVM based methodology for ASIC verification. Ways to stand out from the crowd: Strong C/C++ programming experience Proficiency in debugging and resolving issues Scripting knowledge (Python/Perl/shell). Good ... - May 02
PLL CIRCUIT DESIGN ENGINEER
TekWissen LLC
–
Santa Clara, CA
... Have good experience with simulation tools such as Spectre, Hspice, AFS, and MATLAB, System Verilog, Python. Capable of understanding DRC and LVS results with verification tools (Calibre, ICV, or like) Proficiency in scripting languages like Perl, ... - Apr 30
Senior ASIC Design Engineer
ATR International
–
Milpitas, CA
... crossings Integration of IPs/modules/sub-systems designed by internal/external teams Experience using AMBA bus protocols System Verilog experience Lint and CDC execution and analysis writing timing constraints and timing analysis Technical document ... - Apr 24
Design Engineer
Innogrit
–
San Jose, CA, 95110
... Proficient with Verilog, SystemVerilog, and Python or Perl. Strong knowledge of micro-architecture design, function modeling, RTL coding, and SoC Integration. Good at multi-clock domain designs, timing analysis, and optimization. Experience in ... - Apr 13
Senior Verification engineer
Two95 International Inc.
–
Sunnyvale, CA
Hi, Title: Lead / Senior Verification engineer Location: San Jose, CA / Santa Clara, CA Duration: 6+ Months Rate: $Open Skills: UVM and System Verilog Requirement:. • 5+ or more years of proven experience on ASIC / SoC / IP Verification. • Strong ... - Apr 13
RTL Design
Quest Global
–
San Jose, CA
... Contribute to design verification, synthesis, power reduction, timing convergence, and floorplan efforts Preferred Experience: Verilog RTL development with industry tools in a CPU, SOC or ASIC environment Demonstrates expertise in the following: ... - Apr 30
Senior Embedded Systems Engineer
AOSense, Inc.
–
Fremont, CA, 94538
... citizens or permanent residents DESIRED EXPERIENCE: Successful implementation of FPGA-based real-time measurement systems (VHDL or Verilog) using FPGA development tools (AMD-Xilinx preferred) Development in real-time operating system (RTOS) ... - Apr 20
Infinity Fabric Micro-Architect & RTL Design Engineer
Advanced Micro Devices, Inc
–
Santa Clara, CA
... Write easily readable and synthesizable Verilog RTL Run some unit level testing to deliver quality code to the Design Verification Team Create assertions to improve coverage and cover points to analyze coverage of the design. Create well written ... - Apr 25
PLL CIRCUIT DESIGN ENGINEER
Infobahn SoftWorld Inc
–
Santa Clara, CA
... Have good experience with simulation tools such as Spectre, Hspice, AFS, and MATLAB, System Verilog, Python. Capable of understanding DRC and LVS results with verification tools (Calibre, ICV, or like) Proficiency in scripting languages like Perl, ... - Apr 26
Integrated Circuit Design Engineer
Unreal Staffing, Inc
–
San Jose, CA
... and tools RTL Coding: Write and debug Register-Transfer Level (RTL) code in hardware description languages (HDLs) such as Verilog or VHDL for digital circuit design, ensuring compliance with design specifications and performance goals Analog Design: ... - May 01