Netlist
–
Irvine, CA
... Key Responsibilities: Translate architectural specifications into block-level microarchitecture with a focus on power, performance, and area (PPA) optimization Develop synthesizable RTL in Verilog or SystemVerilog for custom controller, interface, ... - Aug 22