Cisco
–
San Jose, CA, 95123
... Primary responsibilities: Use Cadence/Allegro to develop and capture schematics. Guide layout and routing phase of the design. Write hardware specs, develop test plans, bring up hardware with ASIC teams. Debug issues the lab using analyzers, scopes. ... - May 21